

	No.3523A	VPH05
	Wideband Video Output Module (Video Pack) High Definition Television, Projector Video Output Amplifier	

Overview

A single-package product designed specifically for use as the video output stage in ultrahigh-resolution color CRT displays.

Features


- High output voltage and wide bandwidth; best suited for HDTV.
[$f_C(-3dB)(at V_{OUT}=100V_{p-p}) : 50MHz$]
- High performance because of adoption of FBET and LSBT structure transistor chips.

Specifications

Package Dimensions

unit : mm

2060



Absolute Maximum Ratings at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum Supply Voltage	$V_{CC \max}$		230	V
	$V_{BB \max}$		20	V
Allowable Power Dissipation	$P_D \max$		3.5	W
		$T_c=25^\circ C$	20	W
Junction Temperature	$T_j \max$		150	°C
Operating Ambient Temperature	T_{opr}		85	°C
Storage Temperature	T_{stg}		-20 ~ +110	°C

Recommended Operating Conditions at Ta=25°C


Parameter	Symbol	Conditions	Ratings	Unit
Recommended Supply Voltage	$V_{CC \max}$	$V_{OUT} \sim 100V_{p-p}$	170	V
	$V_{BB \max}$	$V_{IN}(DC)=3.4V$	12	V
	$V_{CC \max}$	$V_{OUT} \sim 120V_{p-p}$	200	V
	$V_{BB \max}$	$V_{IN}(DC)=4.0V$	12	V

Electrical Characteristics at Ta=25°C

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Frequency Band	$f_C(-3dB)$	$V_{OUT}=100V_{p-p}$		50		MHz
		$V_{OUT}=120V_{p-p}$		45		MHz
Voltage Gain	$V_G(DC)$		26	29	32	times
Supply Current	I_{CC1}	$f=10MHz$ clock, $C_L=10pF$		60		mA
	I_{CC2}	$f=50MHz$ clock, $C_L=10pF$		100		mA
	I_{CC3}	$f=10MHz$ clock, $C_L=10pF$		76		mA
	I_{CC4}	$f=30MHz$ clock, $C_L=10pF$		96		mA

Note : With optimum peaking






SANYO Electric Co., Ltd. Semiconductor Business Headquarters
 TOKYO OFFICE Tokyo Bldg. 1 10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN



The circuit diagram shows a 4-transistor audio amplifier. The input stage consists of a common-emitter pair of transistors Tr_1 and Tr_2 . The input signal (IN) is applied to the base of Tr_1 , and the base of Tr_2 is connected to V_{BB} . The emitter of Tr_1 is connected to ground through a resistor R_3 (60Ω). The emitter of Tr_2 is connected to the base of Tr_1 . The output of the first stage is taken from the collector of Tr_1 (pin 3) and is connected to the base of a second common-emitter stage consisting of transistors Tr_3 and Tr_4 . The base of Tr_3 is also connected to ground through a resistor R_1 . The emitter of Tr_3 is connected to ground. The collector of Tr_3 is connected to the base of Tr_4 through a resistor R_2 . The emitter of Tr_4 is connected to ground. The collector of Tr_4 is connected to the output (OUT) through a resistor R_4 (1.8kΩ). The output is also connected to a load (pin 8) and to a speaker (pin 9). The speaker is connected to ground through a resistor R_5 and a capacitor C_1 . The circuit is powered by a 9V battery (V_{CC}) connected to pin 9. The input is connected to pins 5, 6, and 7, which are connected to ground through a resistor R_3 (60Ω). The output is connected to pins 8 and 9. The circuit is labeled "External emitter peaking" and "4-TRANSISTOR AUDIO AMPLIFIER".

External emitter peaking

1. Pins should not be short-circuited while power is applied.
2. See the thermal characteristics in "Heatsink Design" when designing a heatsink.
3. The recommended mounting torque is 39 to 58 N·cm (typical : 49 N·cm)



Heatsink Design

The data and example of heatsink design will be shown as follows.

The transistor junction temperature should be kept below 150°C. To achieve this, a heatsink should be designed to keep the case temperature below 85°C as a standard.

The temperature and the loss of the transistor chips depend on the operating frequency, and their values differ one another. Thermal calculations should be carried out for the largest-loss transistor at the maximum operating frequency of 30MHz (clock). The largest-loss transistor is Tr2 in the internal circuit schematic. It shares about 24% of the total loss shown in the Fig.1. Each transistor's T_j is calculated by next equation.

$$T_j(\text{Tri}) = \theta_{j-c}(\text{Tri}) \times P_C(\text{Tri}) + \Delta T_c + T_a(^{\circ}\text{C}) \dots\dots\dots(1)$$

$\theta_{j-c}(\text{Tri})$: Junction-to-case thermal resistance of each chip.

$P_C(\text{Tri})$: Collector loss of each transistor.

ΔT_c : Case temperature rise.

T_a : Ambient temperature inside a set.

Each transistor's $\theta_{j-c}(\text{Tri})$ is,

$$\theta_{j-c}(\text{Tr1}) = 30^{\circ}\text{C}/\text{W} \dots\dots\dots(2)$$

$$\theta_{j-c}(\text{Tr2 to Tr4}) = 20^{\circ}\text{C}/\text{W} \dots\dots\dots(3)$$

From the equations (1) and (2) we get $P_C(\text{Tr2})$ at 30MHz,

$$P_C(\text{Tri})_{30\text{MHz}} = P_D(\text{total})_{30\text{MHz}} \times 0.24 \dots\dots\dots(4)$$

There is a relation shown below between θ_h (thermal resistance of a heatsink) and ΔT_c ,

$$\Delta T_c = P_D(\text{total}) \times \theta_h \dots\dots\dots(5)$$

You can calculate required θ_h by the equations (1) and (5).

Heatsink design example

Application conditions : $f_H = 32\text{kHz}$ (HDTV), $f(\text{video}) = 30\text{MHz}$ (clock)

$$V_{CC} = 170\text{V}, V_{BB} = 12\text{V}, V_{OUT} = 100\text{V}_{p-p}, (C_1 = 10\text{pF})$$

$$T_a \leq 60^{\circ}\text{C}$$

When a monitor is operated at the maximum frequency of 30MHz, the recommended θ_h is,

$$\theta_h = 1.8^{\circ}\text{C}/\text{W}$$

If it is possible to keep T_a less than 40°C, θ_h would be shrunk into,

$$\theta_h = 3.3^{\circ}\text{C}/\text{W}$$

(How to calculate θ_h)

As mentioned above, the largest-loss transistor is Tr2, and the value is obtained from Figs. 1 and 2 and the equation (4) ;

$$P_C(\text{Tr2}) = 13.6 \times 0.24 = 3.26\text{W} \dots\dots\dots(6)$$

Substituting the value of the equation (6) in the equation (1) and defining $T_j < 150^{\circ}\text{C}$, ΔT_c is,

$$150 > T_j = 20 \times 3.26 + \Delta T_c + 60$$

$$\therefore \Delta T_c < 25(^{\circ}\text{C})$$

Thus the case temperature rise, ΔT_c , should be less than 25°C. To achieve this, θ_h of the heatsink is obtained from the equation (5),

$$\theta_h < \Delta T_c \div P_D(\text{total}) = 25 \div 13.6 \approx 1.8$$

$$\therefore \theta_h = 1.8^{\circ}\text{C}/\text{W}$$




Fig.1




Fig.2