# HM538121 Series

# 131,072 x 8-Bit Multiport CMOS Video Random Access Memory

### DESCRIPTION

The HM538121 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

# FEATURES

Multiport Organization

Asynchronous and Simultaneous Operation of RAM and SAM Capability RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit

<ul> <li>Access Time</li> </ul>	RAM	100 ns/100 ns/120 ns/150 ns (max)
	SAM	
<ul> <li>Cycle Time</li> </ul>	RAM	190 ns/190 ns/220 ns/260 ns (min)

	SAM	
<ul> <li>Low Power</li> </ul>		
Active	RAM	
	SAM	
Standby		40 mW (max)

High-Speed Page Mode Capability

- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- · Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles) RAS Only Refresh

CAS Before RAS Refresh Hidden Refresh

• TTL Compatible

#### ORDERING INFORMATION

Part No.	Access	Package	
Tantino.	RAM	SAM	Tuckage
HM538121JP-10	100 ns	30 ns	400 mil
HM538121JP-11	100 ns	35 ns	40-pin
HM538121JP-12	120 ns	40 ns	Plastic SOJ
HM538121JP-15	150 ns	50 ns	(CP-40D)

# ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	RAM Port Data Inputs/Outputs
SI/O <sub>0</sub> -SI/O <sub>7</sub>	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	Non Connection




(CP-40D)

PIN OUT



# Preliminary

#### BLOCK DIAGRAM



# PIN FUNCTION

 $\overline{\text{RAS}}$  (input pin):  $\overline{\text{RAS}}$  is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of  $\overline{\text{RAS}}$ . The input level of those signals determine the operation cycle of the HM538121.

	Input Level Falling Edge	at <u>the</u> of <b>RAS</b>		Operation Cycle			
CAS	DT/OE	WE	SE				
Н	Н	н	x	RAM Read/Write			
н	н	L	X	Mask Write			
н	L	н	X	Read Transfer			
Н	L	L	н	Pseudo Transfer			
Н	L	L	L	Write Transfer			
L	Х	x	x	CBR Refresh			

#### • Table 1. Operation Cycles of the HM538121

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

 $A_0-A_8$  (input pins): Row address is determined by  $A_0-A_8$  level at the falling edge of  $\overline{RAS}$ . Column address is determined by  $A_0-A_7$  level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538121 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read

cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/ write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

 $I/O_0-I/O_7$  (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{RAM}}$  and  $\overline{\text{SAM}}$  operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

 $\overline{SE}$  (input pin):  $\overline{SE}$  pin activates SAM. When  $\overline{SE}$  is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle.  $\overline{SE}$  can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

 $SI/O_0-SI/O_7$  (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

#### OPERATION OF HM538121

#### Operation of RAM Port

**RAM Read Cycle** ( $\overline{\text{DT}}/\overline{\text{OE}}$  high,  $\overline{\text{CAS}}$  high, at the falling edge of  $\overline{\text{RAS}}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t<sub>AA</sub>) and  $\overline{RAS}$  to column address delay time (t<sub>RAD</sub>) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) (DT/OE high, CAS high at the falling edge of RAS)

• Normal Mode Write Cycle (WE high at the falling edge of  $\overline{\text{RAS}}$ )

When  $\overrightarrow{CAS}$  and  $\overrightarrow{WE}$  are set low after  $\overrightarrow{RAS}$  is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written,  $\overrightarrow{WE}$  should be high at the falling edge of  $\overrightarrow{RAS}$  to distinguish normal mode from mask write mode.

If WE is set low before the CAS falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the CAS falling edge.

If WE is set low after the CAS falling edge, this cycle becomes a delayed write cycle. Data is input at the WE falling edge. I/O does not become high impedance in this cycle, so data should be entered with OE in high.

If  $\overline{WE}$  is set low after  $t_{CWD}$  (min) and  $t_{AWD}$  (min) after the CAS falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting  $\overline{OE}$  high.

• Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{WE}$  is set low at the falling edge of  $\overline{RAS}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{RAS}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{RAS}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle (DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70-80%. This product is based on static column mode, therefore, address access time ( $t_{AA}$ ), RAS to column address delay time ( $t_{RAD}$ ), and access time from CAS precharge ( $t_{ACP}$ ) are added. In one RAS cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

#### • Transfer Operation

HM538121 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ .

They have the following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer

(a) Read transfer cycle:	$RAM \rightarrow SAM$
--------------------------	-----------------------

(b) Write transfer cycle: RAM	⊢ SAM
-------------------------------	-------

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle:	SI/O output
Pseudo transfer cycle,	
write transfer cycle	SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

**Read Transfer Cycle** (CAS high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by setting  $\overline{DT}/\overline{OE}$ low and WE high at the falling edge of  $\overline{RAS}$ . The row address data (256 x 8-bit) determined by this cycle is transferred synchronously at the rising of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing t<sub>SDD</sub> (min) is specified between the last SAM access before transfer and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge, and t<sub>SDH</sub> (min) between the first SAM access and  $\overline{\text{DT}}/\overline{\text{OE}}$  rising edge (see Figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after t<sub>RLZ</sub> (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

**Pseudo Transfer Cycle** (CAS high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when CAS is high, DT/OE low, WE low, and SE high, at the falling edge of RAS. The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the RAS falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after RAS becomes high. In this cycle, SAM access is inhibited during RAS low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WE}}$  low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t<sub>SRD</sub> (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

# HITACHI




Figure 1. Real Time Read Transfer

### • SAM Port Operation Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so SE high can mask data for SAM.

# Refresh

# **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate  $\overrightarrow{\text{RAS}}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS Only Refresh Cycle: RAS only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address ( = refresh address) from external circuits. To distinguish this cycle from data transfer cycle,  $\overline{DT}/\overline{OE}$  should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

#### HM538121 Series -

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V <sub>T</sub>	- 1.0 to + 7.0	v	1
Power Supply Voltage	V <sub>CC</sub>	-0.5 to $+7.0$	v	1
Power Dissipation	PT	1.0	w	
Operating Temperature	T <sub>opr</sub>	0 to + 70	°C	
Storage Temperature	T <sub>stg</sub>	- 55 to + 125	°C	

Note: 1. Relative to V<sub>SS</sub>.

### ■ ELECTRICAL CHARACTERISTICS

#### • Recommended DC Operating Conditions ( $T_A = 0$ to $+70^{\circ}$ C)

Parameter	Symbol Min		Тур	Max	Unit	Note	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	v	1	
Input High Voltage	VIH	2.4	—	6.5	v	1	
Input Low Voltage	V <sub>IL</sub>	- 0.5	—	0.8	v	1, 2	

Notes: 1. All voltages referenced to VSS.

2. -3.0V for pulse width  $\leq 10$  ns.

### • DC Electrical Characteristics (T\_A = 0 to +70°C, V\_{CC} = 5V $\pm 10\%$ , V\_{SS} = 0V)

		HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Test Conditions		Note	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM Port	SAM Port	Note	
Onerting	I <sub>CC1</sub>	_	90	-	90	_	80	-	70	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Operating Current	I <sub>CC7</sub>	Ι	160		160	_	140	-	120	mA	Cycling $t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$	1	
Store dbar	I <sub>CC2</sub>	_	7	_	7	—	7	-	7	mA	RAS. CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Standby Current	I <sub>CC8</sub>	Ι	85	—	70	_	70	_	55	mA	$= \mathbf{v}_{\mathbf{IH}}$	$\overline{SE} = V_{IL}, SC Cycling t_{SCC} = Min$		
RAS Only	I <sub>CC3</sub>	_	90	—	90	_	80	_	70	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Refresh Current	I <sub>CC9</sub>	1	150	—	150	-	130	—	110	mA	$t_{RC} = Min$	$\overline{SE} = V_{IL}$ , SC Cycling $t_{SCC} = Min$		
Page Mode	I <sub>CC4</sub>		115	_	115	_	105	—	95	mA	CAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
Current	I <sub>CC10</sub>	-	185	_	185	-	160	-	140	mA	$\frac{RAS}{t_{PC}} = V_{IL}$	$\overline{SE} = V_{IL}, SC Cycling t_{SCC} = Min$	1	
CAS Before	I <sub>CC5</sub>	—	80	-	80	—	70	—	60	mA	RAS Cycling	$\overline{SE} = V_{IH}, SC = V_{IL}$		
RAS Refresh Current	I <sub>CC11</sub>	—	130	_	130	_	110	_	90	mA	$t_{\rm RC} = Min$	$\overline{SE} = V_{IL}, SC Cycling t_{SCC} = Min$	1	
Data	I <sub>CC6</sub>	—	115	—	115	_	110	_	100	mA	RAS, CAS	$\overline{SE} = V_{IH}, SC = V_{IL}$	•	
Transfer Current	I <sub>CC12</sub>		185	_	185		160	—	140	mA	Cycling $t_{RC} = Min$	$\overline{SE} = V_{IL}, SC Cycling t_{SCC} = Min$	1	
Input Leakage Current	I <sub>LI</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μA				
Output Leakage Current	I <sub>LO</sub>	- 10	10	- 10	10	- 10	10	- 10	10	μA				
Output High Voltage	V <sub>OH</sub>	2.4	-	2.4		2.4	-	2.4	_	v	IO	H = -2 mA		
Output Low Voltage	V <sub>OL</sub>	_	0.4	—	0.4	-	0.4	_	0.4	v	IC	$h_L = 4.2 \text{ mA}$		

Notes: 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition  $(I_{I/O} = I_{SI/O} = 0 \text{ mA}).$ 

2. Address can be changed less than three times in one  $\overline{RAS}$  cycle.

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

4. Address must be fixed.

# **OHITACHI**


• Capacitance (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V, f = 1 MHz, Bias: Clock, I/O = V<sub>CC</sub>, Address = V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit
Address	C <sub>I1</sub>	_		5	pF
Clocks	C <sub>I2</sub>	-		5	pF
I/O, SI/O	C <sub>I/O</sub>	—		7	pF

• AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5V  $\pm$ 10%, V<sub>SS</sub> = 0V)<sup>1, 11</sup>

### **Test Conditions**

Input Rise and Fall Time	5 ns
Output Load	See Figures
Input Timing Reference Levels	0.8V, 2.4V
Output Timing Reference Levels	0.4V, 2.4V



#### **Common Parameters**

Parameter	Sb1	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM5	38121-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random Read or Write Cycle Time	<sup>t</sup> RC	190	_	190		220	_	260	_	ns	
RAS Precharge Time	t <sub>RP</sub>	80	_	80		90	_	100	_	ns	
<b>RAS</b> Pulse Width	tRAS	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	tCAS	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t <sub>ASR</sub>	0	_	0		0		0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	15	-	20		ns	
Column Address Setup Time	tASC	0	_	0	_	0		0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	20		20	_	20		25		ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	tRSH	30	_	30	_	35		40		ns	
CAS Hold Time	<sup>t</sup> CSH	100	-	100	_	120	_	150	1	ns	
CAS to RAS Pre-charge Time	tCRP	10		10	_	10	_	10	_	ns	
Transition Time (Rise to Fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t <sub>REF</sub>	_	8	_	8	-	8		8	ms	

### Common Parameters (continued)

Demonstern	6	HM53	8121-10	HM53	8121-11	HM53	8121-12	HM53	8121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		Note
DT to RAS Setup Time	<sup>t</sup> DTS	0	_	0	_	0	-	0	—	ns	
DT to RAS Hold Time	<sup>t</sup> DTH	15	_	15	-	15	—	20	-	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t <sub>DZO</sub>	0	_	0	-	0	-	0	_	ns	
Data-in to CAS Delay Time	t <sub>DZC</sub>	0	—	0	-	0	_	0	_	ns	

# Read Cycle (RAM), Page Mode Read Cycle

	6hl	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access Time from RAS	<sup>†</sup> RAC	_	100	_	100		120	_	150	ns	2, 3
Access Time from CAS	1 <sub>CAC</sub>	-	30	-	30	_	35	-	40	ns	3, 5
Access Time from $\overline{OE}$	toac	-	30	—	30	-	35	-	40	ns	3
Address Access Time	t <sub>AA</sub>		45	—	45	_	55		70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t <sub>OFF1</sub>	_	25		25		30	_	40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t <sub>OFF2</sub>		25	_	25	_	30	-	40	ns	7
Read Command Setup Time	t <sub>RCS</sub>	0	_	0	—	0	-	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	_	0	—	0	_	ns	12
Read Command Hold Time Referenced to RAS	<sup>t</sup> RRH	10	_	10	_	10	_	10	_	ns	12
RAS to Column Address Delay Time	t <sub>RAD</sub>	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t <sub>PC</sub>	55	_	55	-	65	—	80	—	ns	
CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	15	—	20	_	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>		50	_	50	-	60		75	ns	
RAS Pulse Width in Page Mode	tRASP	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# Write Cycle (RAM), Page Mode Write Cycle

		HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Um	Note
Write Command Setup Time	twcs	0		0	_	0	-	0	-	ns	9
Write Command Hold Time	<sup>t</sup> wCH	25	_	25	—	25	_	30	_	ns	
Write Command Pulse Width	twp	15	—	15	_	20	_	25	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30		35	_	40	_	ns	
Write Command to CAS Lead Time	<sup>t</sup> CWL	30	—	30	_	35	_	40	_	ns	
Data-in Setup Time	t <sub>DS</sub>	0	—	0	_	0		0	_	лs	10
Data-in Hold Time	t <sub>DH</sub>	25	-	25	—	25	_	30	_	ns	10
WE to RAS Setup Time	tws	0	—	0	-	0		0		ns	
WE to RAS Hold Time	twH	15	—	15	-	15	_	20	_	ns	
Mask Data to RAS Setup Time	t <sub>MS</sub>	0	_	0	-	0		0	_	ns	
Mask Data to RAS Hold Time	t <sub>MH</sub>	15	-	15	-	15		20		ns	
OE Hold Time Referenced to WE	t <sub>OEH</sub>	10	_	10	-	15		20	-	ns	
Page Mode Cycle Time	tPC	55	_	55	_	65	_	80		ns	
CAS Precharge Time	t <sub>CP</sub>	10	-	10	_	15	_	20		ns	
RAS Pulse Width in Page Mode	t <sub>RASP</sub>	0.1	100	0.1	100	0.12	100	0.15	100	μs	

# **Read-Modify-Write Cycle**

		HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		Note
Read-Modify-Write Cycle Time	<sup>t</sup> RWC	255		255	_	295		350	_	ns	
RAS Pulse Width	tRWS	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	tCWD	65	_	65	-	75	—	90	-	ns	9
Column Address to WE Delay	t <sub>AWD</sub>	80	_	80	—	95		120	-	ns	9
OE to Data-in Delay Time	todd	25	_	25	—	30	-	40		ns	
Access Time from RAS	t <sub>RAC</sub>	_	100	—	100	—	120	_	150	ns	2, 3
Access Time from CAS	<sup>t</sup> CAC	_	30	—	30	—	35	_	40	ns	3, 5
Access Time from $\overline{OE}$	<sup>t</sup> OAC	—	30	_	30	_	35	-	40	ns	3
Address Access Time	t <sub>AA</sub>	_	45	_	45	—	55	—	70	ns	3, 6

#### HM538121 Series -

### Read-Modify-Write Cycle (continued)

Demonstra	S11	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM53	8121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
RAS to Column Address Delay	<sup>t</sup> RAD	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	<sup>t</sup> OFF2		25	_	25	_	30	_	40	ns	
Read Command Setup Time	t <sub>RCS</sub>	0	-	0	—	0	_	0	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	30	_	30	-	35	-	40	-	ns	
Write Command to CAS Lead Time	<sup>t</sup> CWL	30	-	30	_	35	_	40	_	ns	
Write Command Pulse Width	twp	15	-	15	—	20	_	25	-	ns	
Data-in Setup Time	t <sub>DS</sub>	0	_	0	—	0	_	0		ns	10
Data-in Hold Time	<sup>t</sup> DH	25	_	25	—	25	-	30	-	ns	10
WE to RAS Setup Time	tws	0	_	0	—	0	_	0	_	ns	
WE to RAS Hold Time	t <sub>WH</sub>	15	—	15		15	—	20	_	ns	
Mask Data to RAS Setup Time	<sup>t</sup> MS	0		0	—	0	—	0	_	ns	
Mask Data to RAS Hold Time	<sup>t</sup> мн	15	_	15	_	15	-	20		ns	
$\overline{OE}$ Hold Time Referenced to $\overline{WE}$	<sup>t</sup> OEH	10		10	_	15	_	20	-	ns	

### **Refresh Cycle**

 D	Course hard	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Omt	Note
CAS Setup Time (CAS Before RAS Refresh)	<sup>t</sup> CSR	10	-	10		10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> CHR	20	-	20		25	_	30		ns	
RAS Precharge to CAS Hold Time	t <sub>RPC</sub>	10	_	10	_	10	_	10	_	ns	

### **Transfer Cycle**

	Surger 1	HM53	8121-10	HM53	8121-11	HM538	3121-12	HM538	3121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		Note
WE to RAS Setup Time	tws	0	—	0	_	0	_	0	—	ns	
WE to RAS Hold Time	twH	15	_	15	_	15		20	_	ns	
SE to RAS Setup Time	t <sub>ES</sub>	0	—	0	—	0	_	0	—	ns	
SE to RAS Hold Time	t <sub>EH</sub>	15	—	15		15	—	20	—	ns	
RAS to SC Delay Time	t <sub>SRD</sub>	25	-	30		30	_	35	_	ns	

# **OHITACHI**

1139

# Transfer Cycle (continued)

D	Surgian 1	HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Min	Max	Om	Note
SC to RAS Setup Time	t <sub>SRS</sub>	30	—	40	_	40		45	_	ns	
DT Hold Time from RAS	t <sub>RDH</sub>	80	_	90	-	90	_	110	_	ns	
DT Hold Time from CAS	<sup>t</sup> CDH	20	_	30	-	30	_	45	_	ns	
Last SC to DT Delay Time	t <sub>SDD</sub>	5	—	5	—	5	_	10		ns	
First SC to DT Hold Time	<sup>t</sup> SDH	20	_	25	_	25	_	30		ns	
DT to RAS Lead Time	<sup>t</sup> DTL	50	-	50	_	50	_	50		ns	
DT Hold Time Referenced to RAS High	<sup>t</sup> DTHH	20	_	25	-	25	_	30	-	ns	
DT Precharge Time	<sup>t</sup> DTP	30		35	-	35	—	40	-	ns	
Serial Data Input Delay Time from RAS	t <sub>SID</sub>	50	_	60	_	60		75	_	ns	
Serial Data Input to RAS Delay Time	t <sub>SZR</sub>	_	10	—	10	—	10	-	10	ns	
Serial Output Buffer Turn-off Delay from RAS	tsrz	10	50	10	60	10	60	10	75	ns	7
RAS to S <sub>out</sub> (Low-Z) Delay Time	t <sub>RLZ</sub>	5	-	10	_	10	_	10	_	ns	
Serial Clock Cycle Time	tscc	30	-	40		40	_	60	-	ns	
Serial Clock Cycle Time	tSCC2	40	-	40	_	40	_	60	_	ns	13
Access Time from SC	<sup>t</sup> SCA	-	30		35	-	40	-	50	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	_	7	_	7		ns	4
SC Pulse Width	t <sub>SC</sub>	10		10	—	10		10		ns	
SC Precharge Width	tSCP	10		10	—	10	-	10	—	ns	
Serial Data-in Setup Time	tsis	0	_	0		0	-	0	_	ns	
Serial Data-in Hold Time	tSIH	15	-	20	_	20		25		ns	

#### HM538121 Series

#### Serial Read Cycle

		HM53	8121-10	HM53	8121-11	HM538	8121-12	HM538	8121-15	Unit	Note
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max		Note
Serial Clock Cycle Time	tscc	30	_	40	-	40	_	60	—	ns	
Access Time from SC	t <sub>SCA</sub>	_	30	_	35	—	40		50	ns	4
Access Time from SE	t <sub>SEA</sub>	_	25		30	—	30	—	40	ns	4
Serial Data-out Hold Time	t <sub>SOH</sub>	7	_	7	-	7	_	7	_	ns	4
SC Pulse Width	tsc	10	_	10		10	- 1	10	<u> </u>	ns	
SC Precharge Width	tSCP	10		10	_	10		10	[ —	ns	
Serial Output Buffer Turn-off Delay from SE	tSEZ	_	25		25	-	25		30	ns	7

#### Serial Write Cycle

		HM53	8121-10	HM53	8121-11	HM538	121-12	HM538	3121-15	TT-14	Man
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial Clock Cycle Time	<sup>t</sup> SCC	30	_	40		40	_	60	—	ns	
SC Pulse Width	t <sub>SC</sub>	10	_	10	_	10	_	10	_	ns	
SC Precharge Width	t <sub>SCP</sub>	10	—	10	_	10		10	—	ns	
Serial Data-in Setup Time	t <sub>SIS</sub>	0	—	0	—	0	—	0	_	ns	
Serial Data-in Hold Time	t <sub>SIH</sub>	15	_	20	_	20		25	_	ns	
Serial Write Enable Setup Time	t <sub>SWS</sub>	0		0	-	0	_	0	_	ns	
Serial Write Enable Hold Time	t <sub>SWH</sub>	30	_	35	_	35	_	50	_	ns	
Serial Write Dis- able Setup Time	t <sub>SWIS</sub>	0		0	_	0	_	0	_	ns	
Serial Write Dis- able Hold Time	t <sub>SWIH</sub>	30	_	35	_	35	-	50	_	ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \leq t_{RCD}$  (max) and  $t_{RAD} \geq t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7. to FF (max) is defined as the time at which the output achieves the open circuit condition ( $V_{OH} 200 \text{ mV}$ ,  $V_{OL} + 200 \text{ mV}$ ).
- 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 9. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
- These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or a readmodify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t<sub>RCH</sub> or t<sub>RRH</sub> is satisfied, operation is guaranteed.
- 13. t<sub>CC2</sub> is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
- 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
- 15. When  $\overline{SE}$  is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
- 16. When CAS and DT/OE are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

# **OHITACHI**


<sup>2.</sup> Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{PAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.


#### ■ TIMING WAVEFORMS

# • Read Cycle




### • Early Write Cycle






#### HM538121 Series

#### • Delayed Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### • Read-Modify-Write Cycle




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

### • Page Mode Read Cycle




### • Page Mode Write Cycle (Early Write)




Note: \*1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

• Page Mode Write Cycle (Delayed Write)




Note: \*1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .






# CHITACHI

# CAS Before RAS Refresh Cycle




#### HM538121 Series

#### • Hidden Refresh Cycle








Notes: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


HM538121 Series -

Read Transfer Cycle (2) 1, 2




Notes: 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2). 2. SE is in low level. (When SE is high, SI/O becomes high impedance.)


#### • Pseudo Transfer Cycle



• Write Transfer Cycle




#### • Serial Read Cycle



Note: 1. Address 0 is accessed next to address 255.

### • Serial Write Cycle



Note: 1. When SE is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented. 2. Address 0 is accessed next to address 255.

#### HITACHI/ LOGIC/ARRAYS/MEM 51E D \_ 4496203 0018314 T55 🔳 HIT2 PACKAGE INFORMATION

Dual-in-line Plastic

T- 90-20

