

# HM538253 Series ——— HITACHI/ LOGIC/ARRAYS/MEM

## HM538254 Series

T- 46-23-20

262,144-word × 8-bit Multiport CMOS Video RAM

### Description

The HM538253/HM538254 is a 2-Mbit multiport video RAM equipped with a 256-kword × 8-bit dynamic RAM and a 512-word × 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253/HM538254 is upwardly compatible with the HM534253A/HM538123A except that the pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, which has been approved by JEDEC. Furthermore, several new features have been added to the HM538253/HM538254 which do not conflict with the conventional features. The stopping column feature realizes allows greater flexibility for split SAM register lengths. Persistent mask is also installed according to the TMS34020 features. The HM538254 has Hyper page mode.

### Features

- Multiport organization: RAM and SAM can operate asynchronously and simultaneously:
  - RAM: 256 kword × 8 bit
  - SAM: 512 word × 8 bit
- Access time
  - RAM: 70 ns/80 ns/100 ns max
  - SAM: 20 ns/23 ns/25 ns max
- Cycle time
  - RAM: 130 ns/150 ns/180 ns min
  - SAM: 25 ns/28 ns/30 ns min
- Low power
  - Active RAM: 605 mW/550 mW/495 mW  
SAM: 358 mW/330 mW/303 mW
  - Standby 38.5 mW max
- Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability
- Fast page mode capability (HM538253)
  - Cycle time: 45 ns/50 ns/55 ns
  - Power RAM: 605 mW/578 mW/550 mW
- Hyper page mode capability (HM538254)
  - Cycle time: 35 ns/40 ns/45 ns
  - Power RAM: 715 mW/660 mW/605 mW
- Mask write mode capability

- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- TTL compatible

### Ordering Information


Type No.	Access time	Package
HM538253J-7	70 ns	400-mil, 40-pin plastic SOJ (CP-40D)
HM538253J-8	80 ns	
HM538253J-10	100 ns	
HM538254J-7	70 ns	
HM538254J-8	80 ns	
HM538254J-10	100 ns	
HM538253TT-7	70 ns	44-pin thin small outline package (TTP-40DA)
HM538253TT-8	80 ns	
HM538253TT-10	100 ns	
HM538254TT-7	70 ns	
HM538254TT-8	80 ns	
HM538254TT-10	100 ns	
HM538253RR-7	70 ns	44-pin thin small outline package (TTP-40DAR)
HM538253RR-8	80 ns	
HM538253RR-10	100 ns	
HM538254RR-7	70 ns	
HM538254RR-8	80 ns	
HM538254RR-10	100 ns	

# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

## Pin Arrangement

HM538253J Series, HM538254J Series




(Top view)

## Pin Description


Pin name	Function
A0-A8	Address inputs
I/O0-I/O7	RAM port data inputs/outputs
S/O0-S/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NL	No lead

HM538253TT Series, HM538254TT Series



(Top view)

HM538253RR Series, HM538254RR Series



(Top view)

[illegible]

# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

## Pin Functions

**RAS (input pin):**  $\overline{\text{RAS}}$  is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{\text{RAS}}$ . The input level of these signals determines the operation cycle of the HM538253/HM538254.

**CAS (input pin):** Column address and DSF1 signals are fetched into the chip at the falling edge of  $\overline{\text{CAS}}$ , which determines the operation mode of the HM538253/HM538254.

**A0-A8 (input pins):** Row address (AX0-AX8) is determined by A0-A8 level at the falling edge of  $\overline{\text{RAS}}$ . Column address (AY0-AY8) is determined by A0-A8 level at the falling edge of  $\overline{\text{CAS}}$ . In transfer cycles, row address is the address on the word line which transfers data with the SAM data register, and column address is the SAM start address after transfer.

**$\overline{\text{WE}}$ :** The  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538253/HM538254 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a no mask write cycle is executed. After that,  $\overline{\text{WE}}$  switches to read/write cycles. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

**I/O0-I/O7 (input/output pins):** I/O pins function as mask data at the falling edge of  $\overline{\text{RAS}}$  (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins is masked and internal data is retained. After that, they function as input/output pins as those of a standard DRAM. In block write

Table 1 Operation Cycles of the HM538253/HM538254

Mnemonic Code	$\overline{\text{RAS}}$					$\overline{\text{CAS}}$		Address		I/On Input	
	$\overline{\text{CAS}}$	DT/OE	$\overline{\text{WE}}$	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
CBRS	0	-	0	1	0	-	0	Stop	-	-	-
CBRR	0	-	1	0	0	-	0	-	-	-	-
CBRN	0	-	1	1	0	-	0	-	-	-	-
MWT	1	0	0	0	0	-	0	Row	TAP	WM	-
MSWT	1	0	0	1	0	-	0	Row	TAP	WM	-
RT	1	0	1	0	0	-	0	Row	TAP	-	-
SRT	1	0	1	1	0	-	0	Row	TAP	-	-
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	-	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column	-	Column Mask
FWM	1	1	0	1	0	-	0	Row	-	WM	-
LMR and Old Mask Set	1	1	1	1	0	0	0	(Row)	-	-	Mask Data
LCR	1	1	1	1	0	1	0	(Row)	-	-	Color
Option	0	0	0	0	0	-	0	Mode	-	Data	-

## HM538253/HM538254 Series

cycle, the data functions as column mask data at the falling edges of  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ .

**$\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):** The  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as a  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as an  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

**SC (input pin):** SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

**$\overline{\text{SE}}$  (input pin):**  $\overline{\text{SE}}$  pin activates SAM. When  $\overline{\text{SE}}$  is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle.  $\overline{\text{SE}}$  can be used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

**SI/O0–SI/O7 (input/output pins):** SI/Os are SAM input/output pins. I/O direction is determined by the previous transfer cycle. If it was a read transfer cycle, SI/O outputs data. If it was a masked write transfer cycle, SI/O inputs data.

HITACHI/ LOGIC/ARRAYS/MEM

Table 1 Operation Cycles of the HM538253/HM538254 (cont)

Mnemonic Code	Write Mask	Pers W.M.	Register		No. of Bndry	Function
			WM	Color		
CBRS	—	—	—	—	Set	CBR refresh with stop register set
CBRR	—	Reset	Reset	—	Reset	CBR refresh with register reset
CBRN	—	—	—	—	—	CBR refresh (no reset)
MWT	Yes	No Yes	Load/use Use	—	—	Masked write transfer (new/old mask)
MSWT	Yes	No Yes	Load/use Use	—	Use	Masked split write transfer (new/old mask)
RT	—	—	—	—	—	Read transfer
SRT	—	—	—	—	Use	Split read transfer
RWM	Yes	No Yes	Load/use Use	—	—	Read/write (new/old mask)
BWM	Yes	No Yes	Load/use Use	Use	—	Block write (new/old mask)
RW (no)	No	No	—	—	—	Read/write (no mask)
BW (no)	No	No	—	Use	—	Block write (no mask)
FWM	Yes	No Yes	Load/use Use	Use	—	Masked flash write (new/old mask)
LMR and Old Mask Set	—	Set	Load	—	—	Load mask register and old mask set
LCR	—	—	—	Load	—	Load color register set
Option	—	—	—	—	—	—

- Notes: 1. With CBRS, all SAM operations use stop register.  
 2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.  
 3. DSF2 is fixed low in all operation (for the addition of operation modes in future).

**HM538253/HM538254 Series****HITACHI/ LOGIC/ARRAYS/MEM.**

**DSF1 (input pin):** DSF1 is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

**DSF2 (input pin):** DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253/HM538254.

**QSF (output pin):** QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM, and from high to low by accessing address 511 in SAM.

**RAM Port Operation**

**RAM Read Cycle ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ , DSF1 low at the falling edge of  $\overline{CAS}$ ):** Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM operation. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through the I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable fast page mode/fast page mode.

**RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 are low at the falling edge of  $\overline{RAS}$ , and DSF1 is low at the falling edge of  $\overline{CAS}$ )**

**No Mask Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ ):** When  $\overline{CAS}$  is set low and  $\overline{WE}$  is set low after  $\overline{RAS}$  low, a write cycle is executed. If  $\overline{WE}$  is set low before the  $\overline{CAS}$  falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high. If  $\overline{WE}$  is set low after  $t_{CWD}$  (min) and  $t_{AWD}$  (min) after the  $\overline{CAS}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{OE}$  high.

**Mask Write Mode ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ ):** If  $\overline{WE}$  is set low at the falling edge of  $\overline{RAS}$ , two modes of mask write cycle are possible.

In new mask mode, mask data is loaded from I/O pin and used. Whether or not an I/O is written depends on I/O level at the falling edge of  $\overline{RAS}$ . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the  $\overline{RAS}$  cycle. So, in page mode cycles the mask data is retained during the page access.

If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

**Fast Page Mode Cycle (HM538253) ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ ):** Fast page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

**Hyper Page Mode Cycle (HM538254) ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ ):** Hyper page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one fourth of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. column address is latched by  $\overline{CAS}$  low edge trigger, access time from  $\overline{CAS}$  is determined by  $t_{CAC}$  ( $t_{AA}$  from column address,  $t_{ACP}$  from  $\overline{CAS}$  high edge). Dout data is held during  $\overline{CAS}$  high and is sustained until next Dout. Data output enable/disable is controlled by  $\overline{DT}/\overline{OE}$  and when both  $\overline{RAS}$  and  $\overline{CAS}$  become high, Data output become High-Z. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same

row address can be accessed. It is necessary to specify access frequency within  $t_{RASP\ max}$  (100  $\mu s$ ).

**Color Register Set/Read Cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high,  $\overline{WE}$  high and  $DSF1$  high at the falling edge of  $\overline{RAS}$ ): In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is the same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed. In this cycle, the HM538253/HM538254 refreshes the row address fetched at the falling edge of  $\overline{RAS}$ .

**Mask Register Set/Read Cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high,  $\overline{WE}$  high, and  $DSF1$  low at the falling edge of  $\overline{RAS}$ ): In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since mask register set cycle is just the same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed.

**Flash Write Cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high,  $\overline{WE}$  low, and  $DSF1$  high at the falling edge of  $\overline{RAS}$ ): In a flash write cycle, a row of data (512 word  $\times$  8 bit) is cleared to 0 or 1 at each I/O according to the data in the color register mentioned before. It is also necessary to mask I/O in this cycle. When

$\overline{CAS}$  and  $\overline{DT/OE}$  is set high,  $\overline{WE}$  is low, and  $DSF1$  is high at the falling edge of  $\overline{RAS}$ , this cycle starts. Then, the row address to clear is given to row address. Mask data is the same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)


**Block Write Cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high and  $DSF1$  low at the falling edge of  $\overline{RAS}$ ,  $DSF1$  high and  $\overline{WE}$  low at the falling edge of  $\overline{CAS}$ ): In a block write cycle, 4 columns of data (4 column  $\times$  8 bit) are cleared to 0 or 1 at each I/O according to the data of color register. Column addresses  $A0$  and  $A1$  are disregarded. The mask data on I/Os and the mask data on column address can be determined independently. I/O level at the falling edge of  $\overline{CAS}$  determines the address to be cleared. (See figure 2.) The block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

**No Mask Mode Block Write Cycle** ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ ): The data on 8 I/Os are all cleared when  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ .


**Mask Block Write Cycle** ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ ): When  $\overline{WE}$  is low at the falling edge of  $\overline{RAS}$ , the HM538253/HM538254 starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. In new mask mode, the mask data is available in the  $\overline{RAS}$  cycle. In persistent mask mode, I/O don't care about mask mode.

**HM538253/HM538254 Series**

HITACHI/ LOGIC/ARRAYS/MEM

**Figure 1 Use of Flash Write**





WE	Mode	I/O data/RAS
Low	New mask mode	Mask
	Persistent mask mode	Don't care (mask register used)
High	No mask	Don't care

I/O Mask Data (In new mask mode)

Low: Mask

High: Non Mask

In persistent mask mode, I/O don't care

Column Mask Data

I/O0	Column0 (A0 = 0, A1 = 0) Mask Data	Low: Mask
I/O1	Column1 (A0 = 1, A1 = 0) Mask Data	
I/O2	Column2 (A0 = 0, A1 = 1) Mask Data	High: Non Mask
I/O3	Column3 (A0 = 1, A1 = 1) Mask Data	

Figure 2 Use of Block Write

# HM538253/HM538254 Series

# HITACHI/ LOGIC/ARRAYS/MEM

## Transfer Operation

The HM538253/HM538254 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT/OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

- Transfer data between row address and SAM data register
  - Read transfer cycle and split read transfer cycle: RAM to SAM
  - Masked write transfer cycle and masked split write transfer cycle: SAM to RAM
- Determine SI/O state (except for split read transfer and masked split write transfer cycle)
  - Read transfer cycle: SI/O output
  - Masked write transfer cycle: SI/O input
- Determine first SAM address to access after transferring at column address (SAM start address).
  - SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.
- Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping

columns, but any boundaries cannot be set as the start address.

- Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

**Read Transfer Cycle** ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  high and  $\text{DSF1}$  low at the falling edge of  $\overline{\text{RAS}}$ )

This cycle becomes read transfer cycle by driving  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  high and  $\text{DSF1}$  low at the falling edge of  $\overline{\text{RAS}}$ . The row address data ( $512 \times 8$  bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{\text{DT/OE}}$ . After the rising edge of  $\overline{\text{DT/OE}}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{\text{DT/OE}}$  must rise to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{\text{SDO}}$  (min) specified between the last SAM access before transfer and  $\overline{\text{DT/OE}}$  rising edge and  $t_{\text{SDH}}$  (min) specified between the first SAM access and  $\overline{\text{DT/OE}}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input




Figure 3 Real Time Read Transfer

## HM538253/HM538254 Series

must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

**Masked Write Transfer cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low, and  $DSF1$  low at the falling edge of  $\overline{RAS}$ ): Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of  $\overline{RAS}$ . This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported.

The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split

read transfer cycle (row address AX8)

**Split Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT/OE}$  low,  $\overline{WE}$  high and  $DSF1$  high at the falling edge of  $\overline{RAS}$ ): To execute a continuous serial read by real-time read transfer, the HM538253/HM538254 must satisfy SC and  $\overline{DT/OE}$  timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM538253/HM538254 supports two types of split register operation. One is the normal split register operation to split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure 4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word  $\times$  8-bit each. Suppose that data is read from upper data register DR1. (The row address AX8 is 0 and SAM address A8 is 1.) When split read transfer is executed setting row address AX8 to 0 and SAM start addresses A0 to A7, 256-word  $\times$  8-bit data is transferred from RAM to the lower data register DR0 (SAM address A8 is 0)




Figure 4 Split Transfer Block Diagram

## HM538253/HM538254 Series

## HITACHI/ LOGIC/ARRAYS/MEM

automatically. After data is read from data register DR1, data read begins from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data is read from data register DR0, data read begins from SAM start address 0 of DR1 after data is read from data register DR0. If split read transfer is executed setting row address AX8 to 1 and SAM start addresses A0 to A7 while data is read from data register DR1, 256-word  $\times$  8-bit data is transferred to data register DR2. After data is read from data register DR1, data read begins from the SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data read begins from SAM start address 0 of data register DR1 after data is read from data register DR2. In split read data transfer, the SAM start address A8 is automatically set in the data register, which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF. QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when  $\overline{\text{CAS}}$  is high,  $\overline{\text{DT/OE}}$  is low,  $\overline{\text{WE}}$  is high and  $\text{DSF1}$  is high at the falling edge of  $\overline{\text{RAS}}$ . The cycle can be executed asynchronously with SC. However, HM538253/

HM538254 must be satisfied  $t_{\text{STS}}$  (min) timing specified between SC rising (boundary address) and  $\overline{\text{RAS}}$  falling. In split transfer cycle, the HM538253/HM538254 must satisfy  $t_{\text{RST}}$  (min),  $t_{\text{CST}}$  (min) and  $t_{\text{AST}}$  (min) timings specified between  $\overline{\text{RAS}}$  or  $\text{CAS}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.

**Masked Split Write Transfer Cycle** ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  low,  $\overline{\text{WE}}$  low and  $\text{DSF1}$  high at the falling edge of  $\overline{\text{RAS}}$ ): A continuous serial write cannot be executed because accessing SAM is inhibited during  $\overline{\text{RAS}}$  low in write transfer. Masked split write transfer cycle makes it possible. In this cycle,  $t_{\text{STS}}$  (min),  $t_{\text{RST}}$  (min),  $t_{\text{CST}}$  (min) and  $t_{\text{AST}}$  (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by masked split write transfer cycle. However masked write transfer cycle must




Figure 5 Split Transfer Limitation

## HM538253/HM538254 Series

be executed before masked split write transfer cycle. And in this masked split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is possible as with split read transfer cycle.

**Stopping Column in Split Transfer Cycle:** The HM538253/HM538254 has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer

cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B7.)

First a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data is transferred to the SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data is transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read

Table 2 Stopping Column Boundary Table

HITACHI/ LOGIC/ARRAYS/MEM

Boundary code	Column size	Stop Address					
		A2	A3	A4	A5	A6	A7
B2	4	0	*	*	*	*	*
B3	8	1	0	*	*	*	*
B4	16	1	1	0	*	*	*
B5	32	1	1	1	0	*	*
B6	64	1	1	1	1	0	*
B7	128	1	1	1	1	1	0
B8	256	1	1	1	1	1	1

Notes: 1. A0, A1, and A8: don't care  
2. \*: don't care




Figure 6 Example of Boundary Split Register

**HM538253/HM538254 Series****HITACHI/ LOGIC/ARRAYS/MEM**

jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data is transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.

**Stopping Column Set Cycle (CBRS):** Start a stopping column set cycle by driving  $\overline{\text{CAS}}$  low,  $\overline{\text{WE}}$  low, and DSF1 high at the falling edge of  $\overline{\text{RAS}}$ . Stopping column data (boundaries) are latched from address inputs on the falling edge of  $\overline{\text{RAS}}$ . To determine the boundary, A2 to A7 can be used, and A0, A1, and A8 don't care. In the HM538253/HM538254, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set high and A7 is set low, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

**Register Reset Cycle (CBRR):** Start a register reset cycle (CBRR) by driving  $\overline{\text{CAS}}$  low,  $\overline{\text{WE}}$  high, and DSF1 low at the falling edge of  $\overline{\text{RAS}}$ . A CBRR can reset the persistent mask operation and stopping column operation, so the HM538253/HM538254 becomes the new mask operation and boundary code B8. When a CBRR is executed for stopping column operation reset and split transfer operation, it needs to satisfy  $t_{\text{STS}}$  (min) and  $t_{\text{RST}}$  (min) between  $\overline{\text{RAS}}$  falling and SC rising.

**No Reset CBR cycle (CBRN):** This cycle becomes no reset CBR cycle (CBRN) by driving  $\overline{\text{CAS}}$  low,  $\overline{\text{WE}}$  high and DSF1 high at the falling edge of  $\overline{\text{RAS}}$ . The CBRN can only execute the refresh operation.

**SAM Port Operation****Serial Read Cycle**

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer

is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

**Serial Write Cycle**

If the previous data transfer cycle is a masked write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into the data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't fetched into the data register. The internal pointer is incremented by the SC rising, so  $\overline{\text{SE}}$  high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

**Refresh****RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh cycles to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{\text{RAS}}$ -only refresh cycle, (2)  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. The cycles which activate  $\overline{\text{RAS}}$ , such as read/write cycles or transfer cycles, can also refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

**RAS-Only Refresh Cycle:**  $\overline{\text{RAS}}$ -only refresh cycle is executed by activating only the  $\overline{\text{RAS}}$  cycle with  $\overline{\text{CAS}}$  fixed high after inputting the row address (refresh address) from external circuits. To distinguish this cycle from a data transfer cycle,  $\overline{\text{DT/OE}}$  must be high at the falling edge of  $\overline{\text{RAS}}$ .

**CBR Refresh Cycle:** CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ . In this cycle, the refresh address need not be input through external circuits because it is input through an internal refresh counter. In this cycle, output is high impedance and power dissipation is low because  $\overline{\text{CAS}}$  circuits are not operating.

**HM538253/HM538254 Series**

**Hidden Refresh Cycle:** Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{\text{RAS}}$  when  $\overline{\text{DT/OE}}$  and  $\overline{\text{CAS}}$  keep low in normal RAM read cycles.

**SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

HITACHI/ LOGIC/ARRAYS/MEM

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	1
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-0.5 <sup>2</sup>	—	0.8	V	1

Notes: 1. All voltage referenced to  $V_{SS}$   
 2. -3.0 V for pulse width  $\leq 10$  ns.

# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current	I <sub>CC1</sub>	—	110	—	100	—	90	mA	RAS, CAS cycling SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC7</sub>	—	165	—	150	—	140	mA	t <sub>RC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Block write current	I <sub>CC1BW</sub>	—	115	—	105	—	90	mA	RAS, CAS cycling SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC7BW</sub>	—	170	—	155	—	140	mA	t <sub>RC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Standby current	I <sub>CC2</sub>	—	7	—	7	—	7	mA	RAS, CAS = V <sub>IH</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC8</sub>	—	65	—	60	—	55	mA	SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
RAS-only refresh current	I <sub>CC3</sub>	—	110	—	100	—	90	mA	RAS cycling CAS = V <sub>IH</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC9</sub>	—	165	—	150	—	135	mA	t <sub>RC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Fast page mode current (HM538253) *3	I <sub>CC4</sub>	—	110	—	105	—	100	mA	CAS cycling RAS = V <sub>IL</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC10</sub>	—	160	—	155	—	150	mA	t <sub>PC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Fast page mode block write current *3	I <sub>CC4BW</sub>	—	130	—	125	—	120	mA	CAS cycling RAS = V <sub>IL</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC10BW</sub>	—	185	—	175	—	165	mA	t <sub>PC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Hyper page mode current (HM538254) *3	I <sub>CC4</sub>	—	130	—	120	—	110	mA	CAS cycling RAS = V <sub>IL</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC10</sub>	—	185	—	170	—	160	mA	t <sub>PC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Hyper page mode block write current *3	I <sub>CC4BW</sub>	—	155	—	140	—	130	mA	CAS cycling RAS = V <sub>IL</sub> SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC10BW</sub>	—	210	—	190	—	175	mA	t <sub>PC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
CAS-before-RAS refresh current	I <sub>CC5</sub>	—	85	—	75	—	65	mA	RAS cycling t <sub>RC</sub> = min SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC11</sub>	—	140	—	130	—	120	mA	SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min
Data transfer current	I <sub>CC6</sub>	—	130	—	115	—	100	mA	RAS, CAS cycling SC = V <sub>IL</sub> , SE = V <sub>IH</sub>
	I <sub>CC12</sub>	—	180	—	165	—	145	mA	t <sub>RC</sub> = min SE = V <sub>IL</sub> , SC cycling t <sub>SCC</sub> = min



## — HITACHI/ LOGIC/ARRAYS/MEM

**HM538253/HM538254 Series**
**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) (cont)

**HM538253/HM538254**

Parameter	Symbol	-7		-8		-10		Unit	Test conditions
		Min	Max	Min	Max	Min	Max		
Input leakage current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	
Output leakage current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	
Output high voltage	$V_{OH}$	2.4	—	2.4	—	2.4	—	V	$I_{OH} = -1\text{ mA}$
Output low voltage	$V_{OL}$	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 2.1\text{ mA}$

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.  
2. Address can be changed once while  $\overline{\text{RAS}}$  is low and  $\overline{\text{CAS}}$  is high.  
3. Address can be changed once in 1 page cycle ( $t_{PC}$ ).

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $f = 1\text{ MHz}$ , Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input capacitance (Address)	$C_{I1}$	—	5	pF	1
Input capacitance (Clocks)	$C_{I2}$	—	5	pF	1
Output capacitance (I/O, SI/O, QSF)	$C_{I/O}$	—	7	pF	1

- Notes: 1. This parameter is sampled and not 100% tested.

**HM538253/HM538254 Series****AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ) \*1, \*16**Test Conditions**

- Input rise and fall times: 5 ns
- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: RAM 1 TTL + CL (50 pF)  
SAM, QSF 1 TTL + CL (30 pF)  
(Including scope and jig)

**Common Parameter**

		HM538253/HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130	—	150	—	180	—	ns	
RAS precharge time	$t_{RP}$	50	—	60	—	70	—	ns	
RAS pulse width	$t_{RAS}$	70	10000	80	10000	100	10000	ns	
CAS pulse width	$t_{CAS}$	20	—	20	—	25	—	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	12	—	15	—	15	—	ns	
RAS to CAS delay time	$t_{RCD}$	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	$t_{RSH}$	20	—	20	—	25	—	ns	
CAS hold time referenced to RAS	$t_{CSH}$	70	—	80	—	100	—	ns	
CAS to RAS precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
Transition time (rise to fall)	$t_T$	3	50	3	50	3	50	ns	3
Refresh period	$t_{REF}$	—	8	—	8	—	8	ms	
DT to RAS setup time	$t_{DTS}$	0	—	0	—	0	—	ns	
DT to RAS hold time	$t_{DTH}$	10	—	10	—	10	—	ns	
DSF1 to RAS setup time	$t_{FSR}$	0	—	0	—	0	—	ns	
DSF1 to RAS hold time	$t_{RFH}$	10	—	10	—	10	—	ns	
DSF1 to CAS setup time	$t_{FSC}$	0	—	0	—	0	—	ns	
DSF1 to CAS hold time	$t_{CFH}$	12	—	15	—	15	—	ns	
Data-in to CAS delay time	$t_{DZC}$	0	—	0	—	0	—	ns	4
Data-in to OE delay time	$t_{DZO}$	0	—	0	—	0	—	ns	4

# HITACHI/ LOGIC/ARRAYS/MEM HM538253/HM538254 Series

## Common Parameter (cont)

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Output buffer turn-off delay referenced to CAS	t <sub>OFF1</sub>	—	15	—	20	—	20	ns	5
Output buffer turn-off delay referenced to OE	t <sub>OFF2</sub>	—	15	—	20	—	20	ns	5

## Read Cycle (RAM), Page Mode Read Cycle

		HM538253/HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from RAS	t <sub>RAC</sub>	—	70	—	80	—	100	ns	6, 7
Access time from CAS	t <sub>CAC</sub>	—	20	—	20	—	25	ns	7, 8
Access time from OE	t <sub>OAC</sub>	—	20	—	20	—	25	ns	7
Address access time	t <sub>AA</sub>	—	35	—	40	—	45	ns	7, 9
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	10
Read command hold time referenced to RAS	t <sub>RRH</sub>	0	—	5	—	10	—	ns	10
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t <sub>RAL</sub>	35	—	40	—	45	—	ns	
Column address to CAS lead time	t <sub>CAL</sub>	35	—	40	—	45	—	ns	
Page mode cycle time	t <sub>PC</sub>	45	—	50	—	55	—	ns	
CAS precharge time	t <sub>CP</sub>	7	—	10	—	10	—	ns	
Access time from CAS precharge	t <sub>ACP</sub>	—	40	—	45	—	50	ns	
Page mode RAS pulse width	t <sub>RASP</sub>	70	100000	80	100000	100	100000	ns	

**HM538253/HM538254 Series**
**Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle**

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	11
Write command hold time	t <sub>WCH</sub>	12	—	15	—	15	—	ns	
Write command pulse width	t <sub>WP</sub>	12	—	15	—	15	—	ns	
Write command to RAS lead time	t <sub>RWL</sub>	20	—	20	—	20	—	ns	
Write command to CAS lead time	t <sub>CWL</sub>	20	—	20	—	20	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	0	—	ns	12
Data-in hold time	t <sub>DH</sub>	12	—	15	—	15	—	ns	12
WE to RAS setup time	t <sub>WS</sub>	0	—	0	—	0	—	ns	
WE to RAS hold time	t <sub>WH</sub>	10	—	10	—	10	—	ns	
Mask data to RAS setup time	t <sub>MS</sub>	0	—	0	—	0	—	ns	
Mask data to RAS hold time	t <sub>MH</sub>	10	—	10	—	10	—	ns	
OE hold time referenced to WE	t <sub>OEH</sub>	15	—	20	—	20	—	ns	
Page mode cycle time	t <sub>PC</sub>	45	—	50	—	55	—	ns	
CAS precharge time	t <sub>CP</sub>	7	—	10	—	10	—	ns	
CAS to data-in delay time	t <sub>CDD</sub>	15	—	20	—	20	—	ns	13
Page mode RAS pulse width	t <sub>RASP</sub>	70	100000	80	100000	100	100000	ns	

## HITACHI/ LOGIC/ARRAYS/MEM

## HM538253/HM538254 Series

## Read-Modify-Write Cycle

HM538253/HM538254									
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t <sub>RWC</sub>	180	—	200	—	230	—	ns	
RAS pulse width (read-modify-write cycle)	t <sub>RWS</sub>	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	t <sub>CWD</sub>	40	—	45	—	50	—	ns	14
Column address to WE delay time	t <sub>AWD</sub>	60	—	65	—	70	—	ns	14
OE to data-in delay time	t <sub>ODD</sub>	15	—	20	—	20	—	ns	12
Access time from RAS	t <sub>RAC</sub>	—	70	—	80	—	100	ns	6, 7
Access time from CAS	t <sub>CAC</sub>	—	20	—	20	—	25	ns	7, 8
Access time from OE	t <sub>OAC</sub>	—	20	—	20	—	25	ns	7
Address access time	t <sub>AA</sub>	—	35	—	40	—	45	ns	7, 9
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Write command to RAS lead time	t <sub>RWL</sub>	20	—	20	—	20	—	ns	
Write command to CAS lead time	t <sub>CWL</sub>	20	—	20	—	20	—	ns	
Write command pulse width	t <sub>WP</sub>	12	—	15	—	15	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	0	—	ns	12
Data-in hold time	t <sub>DH</sub>	12	—	15	—	15	—	ns	12
OE hold time referenced to WE	t <sub>OEH</sub>	15	—	20	—	20	—	ns	

## Refresh Cycle

		HM538253/HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS setup time (CAS-before-RAS refresh)	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
CAS hold time (CAS-before-RAS refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	10	—	10	—	10	—	ns	

**HM538253/HM538254 Series****Flash Write Cycle, Block Write Cycle, and Register Read Cycle**

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	t <sub>CDD</sub>	15	—	20	—	20	—	ns	13
OE to data-in delay time	t <sub>ODD</sub>	15	—	20	—	20	—	ns	13

**CBR Refresh with Register Reset**

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t <sub>STS</sub>	20	—	20	—	25	—	ns	
Split transfer hold time referenced to RAS	t <sub>RST</sub>	70	—	80	—	100	—	ns	

**Hyper Page Mode Cycle (HM538254)**

		HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Column address to CAS lead time	t <sub>CAL</sub>	25	—	30	—	35	—	ns	
Hyper page mode cycle time	t <sub>PC</sub>	35	—	40	—	45	—	ns	
Hyper page CAS precharge time	t <sub>CP</sub>	5	—	10	—	10	—	ns	
Hyper page data out hold time	t <sub>DOH</sub>	4	—	5	—	5	—	ns	
Data-out buffer turn-off time (RAS)	t <sub>RHZ</sub>	—	15	—	20	—	20	ns	5
Data-out buffer turn-off time (CAS)	t <sub>CHZ</sub>	—	15	—	20	—	20	ns	5
RAS to data-in delay time	t <sub>RDD</sub>	20	—	20	—	20	—	ns	13

## HITACHI/ LOGIC/ARRAYS/MEM

## HM538253/HM538254 Series

## Read Transfer Cycle

HM538253/HM538254									
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DT hold time referenced to RAS	t <sub>RDH</sub>	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	t <sub>CDH</sub>	20	—	20	—	25	—	ns	
DT hold time referenced to column address	t <sub>ADH</sub>	25	—	30	—	30	—	ns	
DT precharge time	t <sub>DTP</sub>	20	—	20	—	30	—	ns	
DT to RAS delay time	t <sub>DRD</sub>	60	—	70	—	80	—	ns	
SC to RAS setup time	t <sub>SRS</sub>	15	—	20	—	30	—	ns	
1st SC to RAS hold time	t <sub>SRH</sub>	70	—	80	—	100	—	ns	
1st SC to CAS hold time	t <sub>SCH</sub>	25	—	25	—	25	—	ns	
1st SC to column address hold time	t <sub>SAH</sub>	40	—	45	—	50	—	ns	
Last SC to DT delay time	t <sub>SDD</sub>	5	—	5	—	5	—	ns	
1st SC to DT hold time	t <sub>SDH</sub>	10	—	13	—	15	—	ns	
DT to QSF delay time	t <sub>DQD</sub>	—	30	—	35	—	35	ns	15
QSF hold time referenced to DT	t <sub>DQH</sub>	5	—	5	—	5	—	ns	
Serial data-in to 1st SC delay time	t <sub>SZS</sub>	0	—	0	—	0	—	ns	
Serial clock cycle time	t <sub>SCC</sub>	25	—	28	—	30	—	ns	
SC pulse width	t <sub>SC</sub>	5	—	10	—	10	—	ns	
SC precharge time	t <sub>SCP</sub>	10	—	10	—	10	—	ns	
SC access time	t <sub>SCA</sub>	—	20	—	23	—	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	—	5	—	5	—	ns	
Serial data-in setup time	t <sub>SIS</sub>	0	—	0	—	0	—	ns	
Serial data-in hold time	t <sub>SIH</sub>	15	—	15	—	15	—	ns	
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	
Column address to RAS lead time	t <sub>RAL</sub>	35	—	40	—	45	—	ns	
RAS to QSF delay time	t <sub>RQD</sub>	—	70	—	75	—	85	ns	15
CAS to QSF delay time	t <sub>CQD</sub>	—	35	—	35	—	35	ns	15
QSF hold time referenced to RAS	t <sub>RQH</sub>	20	—	20	—	25	—	ns	
QSF hold time referenced to CAS	t <sub>CQH</sub>	5	—	5	—	5	—	ns	

**HM538253/HM538254 Series****Masked Write Transfer Cycle**

HM538253/HM538254									
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
SC setup time referenced to RAS	t <sub>SRS</sub>	15	—	20	—	30	—	ns	
RAS to SC delay time	t <sub>SRD</sub>	20	—	25	—	25	—	ns	
Serial output buffer turn-off time referenced to RAS	t <sub>SRZ</sub>	10	30	10	35	10	50	ns	
RAS to serial data-in delay time	t <sub>SiD</sub>	30	—	35	—	50	—	ns	
RAS to QSF delay time	t <sub>RQD</sub>	—	70	—	75	—	85	ns	15
CAS to QSF delay time	t <sub>CQD</sub>	—	35	—	35	—	35	ns	15
QSF hold time referenced to RAS	t <sub>RQH</sub>	20	—	20	—	25	—	ns	
QSF hold time referenced to CAS	t <sub>CQH</sub>	5	—	5	—	5	—	ns	
Serial clock cycle time	t <sub>SCC</sub>	25	—	28	—	30	—	ns	
SC pulse width	t <sub>SC</sub>	5	—	10	—	10	—	ns	
SC precharge time	t <sub>SCP</sub>	10	—	10	—	10	—	ns	
SC access time	t <sub>SCA</sub>	—	20	—	23	—	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	—	5	—	5	—	ns	
Serial data-in setup time	t <sub>SIS</sub>	0	—	0	—	0	—	ns	
Serial data-in hold time	t <sub>SIH</sub>	15	—	15	—	15	—	ns	



## HITACHI/ LOGIC/ARRAYS/MEM

## HM538253/HM538254 Series

## Split Read Transfer Cycle, Masked Split Write Transfer Cycle

		HM538253/HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Split transfer setup time	t <sub>STS</sub>	20	—	20	—	25	—	ns	
Split transfer hold time referenced to RAS	t <sub>RST</sub>	70	—	80	—	100	—	ns	
Split transfer hold time referenced to CAS	t <sub>CST</sub>	20	—	20	—	25	—	ns	
Split transfer hold time referenced to column address	t <sub>AST</sub>	35	—	40	—	45	—	ns	
SC to QSF delay time	t <sub>SQD</sub>	—	30	—	30	—	30	ns	15
QSF hold time referenced to SC	t <sub>SQH</sub>	5	—	5	—	5	—	ns	
Serial clock cycle time	t <sub>SCC</sub>	25	—	28	—	30	—	ns	
SC pulse width	t <sub>SC</sub>	5	—	10	—	10	—	ns	
SC precharge time	t <sub>SCP</sub>	10	—	10	—	10	—	ns	
SC access time	t <sub>SCA</sub>	—	20	—	23	—	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	—	5	—	5	—	ns	
Serial data-in setup time	t <sub>SIS</sub>	0	—	0	—	0	—	ns	
Serial data-in hold time	t <sub>SIH</sub>	15	—	15	—	15	—	ns	
RAS to column address delay time	t <sub>RAD</sub>	15	35	15	40	15	55	ns	
Column address to RAS lead time	t <sub>RAL</sub>	35	—	40	—	45	—	ns	

## Serial Read Cycle, Serial Write Cycle

		HM538253/HM538254							
Parameter	Symbol	-7		-8		-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t <sub>SCC</sub>	25	—	28	—	30	—	ns	
SC pulse width	t <sub>SC</sub>	5	—	10	—	10	—	ns	
SC precharge width	t <sub>SCP</sub>	10	—	10	—	10	—	ns	
Access time from SC	t <sub>SCA</sub>	—	20	—	23	—	25	ns	15
Access time from SE	t <sub>SEA</sub>	—	17	—	20	—	25	ns	15
Serial data-out hold time	t <sub>SOH</sub>	5	—	5	—	5	—	ns	
Serial output buffer turn-off time referenced to SE	t <sub>SHZ</sub>	—	15	—	20	—	20	ns	5,17
SE to serial output in low-Z	t <sub>SLZ</sub>	0	—	0	—	0	—	ns	5,17
Serial data-in setup time	t <sub>SIS</sub>	0	—	0	—	0	—	ns	

## HM538253/HM538254 Series

## HITACHI/ LOGIC/ARRAYS/MEM


## Serial Read Cycle, Serial Write Cycle (cont)

		HM538253/HM538254							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Serial data-in hold time	$t_{SIH}$	15	—	15	—	15	—	ns	
Serial write enable setup time	$t_{SWS}$	0	—	0	—	0	—	ns	
Serial write enable hold time	$t_{SWH}$	15	—	15	—	15	—	ns	
Serial write disable setup time	$t_{SWIS}$	0	—	0	—	0	—	ns	
Serial write disable hold time	$t_{SWIH}$	15	—	15	—	15	—	ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
2. When  $t_{RCD} > t_{RCD}(\max)$  and  $t_{RAD} > t_{RAD}(\max)$ , access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
3.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either  $t_{DZC}(\min)$  or  $t_{DZO}(\min)$  must be satisfied.
5.  $t_{RHZ}(\max)$ ,  $t_{CHZ}(\max)$ ,  $t_{OFF1}(\max)$ ,  $t_{OFF2}(\max)$ ,  $t_{SHZ}(\max)$  and  $t_{SLZ}(\min)$  are defined as the time at which the output achieves the open circuit condition ( $V_{OH} - 100$  mV,  $V_{OL} + 100$  mV). This parameter is sampled and not 100% tested.
6. Assume that  $t_{RCD} \leq t_{RCD}(\max)$  and  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
8. When  $t_{RCD} \geq t_{RCD}(\max)$  and  $t_{RAD} \leq t_{RAD}(\max)$ , access time is specified by  $t_{CAC}$ .
9. When  $t_{RCD} \leq t_{RCD}(\max)$  and  $t_{RAD} \geq t_{RAD}(\max)$ , access time is specified by  $t_{AA}$ .
10. If either  $t_{RCH}$  or  $t_{RRH}$  is satisfied, operation is guaranteed. (HM538253)  
If both  $t_{RCH}$  and  $t_{RRH}$  are satisfied, operation is guaranteed. (HM538254)
11. When  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
12. These parameters are specified by the later falling edge of  $\overline{CAS}$  or  $\overline{WE}$ .
13. Either  $t_{CDD}(\min)$  or  $t_{ODD}(\min)$  must be satisfied because output buffer must be turned off by  $\overline{CAS}$  or  $\overline{OE}$  prior to applying data to the device when output buffer is on. (HM538253)  
Either  $t_{CDD}(\min)$ ,  $t_{ODD}(\min)$  or  $t_{RDD}(\min)$  must be satisfied because the output buffer must be turned off by  $\overline{CAS}$ ,  $\overline{OE}$  or  $\overline{RAS}$  prior to applying data to the device when output buffer is on. (HM538254)
14. When  $t_{AWD} \geq t_{AWD}(\min)$  and  $t_{CWD} \geq t_{CWD}(\min)$  in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address.  $t_{ODD}(\min)$  must be satisfied because output buffer must be turned off by  $\overline{OE}$  prior to applying data to the device.
15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
16. After power-up, pause for 100  $\mu$ s or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that least 8 initialization cycle is CBRR for internal register reset.
17. When  $t_{SHZ}$  and  $t_{SLZ}$  are measured in the same  $V_{CC}$  and  $T_a$  condition and  $t_r$  and  $t_f$  of SE are less than 5 ns,  $t_{SHZ} < t_{SLZ} + 5$  ns.
18. After power-up, QSF output may be High-Z, so 1 SC cycle is needed to be Low-Z it.
19. DSF 2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition mode in future.

## Timing Waveforms

### Read Cycle (HM538253)



### Fast Page Mode Read Cycle (HM538253)



## HITACHI/ LOGIC/ARRAYS/MEM

## HM538253/HM538254 Series

## Write Cycle

Table 3 below applies to early write, delayed write, page mode write, and read-modify write.

Table 3 Write Cycle State

Menu	Cycle	RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WE	I/O	I/O
		W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask*1	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask*2	Column mask*2
RW	Normal write (no mask)	0	0	1	Don't care*1	Valid data
BW	Block write (no mask)	0	1	1	Don't care*2	Column mask*2
LMR*4	Load write mask register	1	0	1	Don't care	Write mask data*3
LCR*4	Load color register	1	1	1	Don't care	Color data

Notes: 1.

WE	Mode	I/O data/RAS
Low	New mask mode	Mask
	Persistent mask mode	Don't care (mask register used)
High	No mask	Don't care

I/O Mask data (In new mask mode)

Low: Mask

High: Non mask

In persistent mask mode, I/O don't care

2. Reference Figure 2 use of block write.

3. I/O write mask data


Low: Mask

High: Non mask


4. Column Address: Don't care

# HM538253/HM538254 Series HITACHI/ LOGIC/ARRAYS/MEM

## Early Write Cycle



Delayed Write Cycle




W1 to W5: See write cycle state table for the logic states

■ : Don't care

HITACHI/ LOGIC/ARRAYS/MEM

### Fast/Hyper Page Mode Write Cycle (Early Write)



### Fast/Hyper Page Mode Write Cycle (Delayed Write)






# HM538253/HM538254 Series

## Read-Modify-Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM




W1 to W5: See write cycle state table for the logic states

⊠ : Don't care

# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM


## RAS-Only Refresh Cycle (HM538253)




## HM538253/HM538254 Series

## CAS-Before-RAS Refresh Cycle (CBRN) (HM538253)

HITACHI/ LOGIC/ARRAYS/MEM




## Hidden Refresh Cycle (HM538253)




# HM538253/HM538254 Series

## CAS-Before-RAS Set Cycle (CBRS)




## CAS-Before-RAS Reset Cycle (CBRR)



# HM538253/HM538254 Series

## Flash Write Cycle (HM538253)


## HITACHI/ LOGIC/ARRAYS/MEM



## HITACHI/ LOGIC/ARRAYS/MEM

## HM538253/HM538254 Series

## Register Read Cycle (Mask data, Color data) (HM538253)




Note: 1. State of DSF1 at falling edge of CAS

State	0	1
Accessed data	Mask data (LMR)	Color data (LCR)

# HM538253/HM538254 Series

## Read Transfer Cycle 1


HITACHI/ LOGIC/ARRAYS/MEM



■ : Don't care

**HM538253/HM538254 Series**


HITACHI/ LOGIC/ARRAYS/MEM

**Read Transfer Cycle 2**



# HITACHI/ LOGIC/ARRAYS/MEM HM538253/HM538254 Series


## Masked Write Transfer Cycle



# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

## Split Read Transfer Cycle (HM538253)




- Notes: 1.  $Y_m$  is the SAM start address in before SRT.  
 2.  $B_i, B_j$  initiate the boundary address.  
 3. A8: Don't care.

# HM538253/HM538254 Series

## Masked Split Write Transfer Cycle (HM538253)

## HITACHI/ LOGIC/ARRAYS/MEM




■ : Don't care

- Notes:
1. Ym is the SAM start address in before MSWT.
  2. Bi, Bj initiate the boundary address.
  3. I/O Mask data (In new mask mode)  
Low: Mask  
High: Non mask  
I/O: Don't care in persistent mask mode.
  4. A8: Don't care.


# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

## Serial Read Cycle




## Serial Write Cycle




# HM538253/HM538254 Series

## Read Cycle (HM538254)

HITACHI/ LOGIC/ARRAYS/MEM




## Hyper Page Mode Read Cycle (HM538254)




# HM538253/HM538254 Series

HITACHI/ LOGIC/ARRAYS/MEM

## RAS-Only Refresh Cycle (HM538254)




## CAS-Before-RAS Refresh Cycle (CBRN) (HM538254)




# HM538253/HM538254 Series

## Hidden Refresh Cycle (HM538254)

## HITACHI/ LOGIC/ARRAYS/MEM




## Flash Write Cycle (HM538254)



**HM538253/HM538254 Series**

HITACHI/ LOGIC/ARRAYS/MEM

**Register Read Cycle (Mask data, Color data) (HM538254)**Note: 1. State of DSF1 at falling edge of  $\overline{CAS}$ 

State	0	1
Accessed data	Mask data (LMR)	Color data (LCR)





