$4 \text{ M SRAM} (256\text{-kword} \times 16\text{-bit})$ 

# **HITACHI**

ADE-203-933 (Z) Preliminary, Rev. 0.0 June 26, 1998

#### **Description**

The Hitachi HM62V16256B is a CMOS static RAM organized 262,144-word  $\times$  16-bit. It realizes higher density, higher performance and low power consumption by employing 0.35  $\mu$ m Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 48 ball chip size package with 0.75 mm ball pitch or 400-mil 44 pin plastic TSOPII is available for high density mounting.

#### **Features**

Single 3.0 V supply: 2.7 V to 3.6 VFast access time: 70/85 ns (max)

Power dissipation:


— Active: 15 mW/MHz (typ)— Standby: 1.5 μW (typ)

- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output. Three state output
- Capability of battery backup operation. 2 chip selection for battery backup

# **Ordering Information**

Type No.	Access time	Package
HM62V16256BLTT-7	70 ns	400-mil 44-pin plastic TSOPII (normal-bend type) (TTP-44DB)
HM62V16256BLTT-8	85 ns	
HM62V16256BLTT-7SL	70 ns	
HM62V16256BLTT-8SL	85 ns	
HM62V16256BLBT-7	70 ns	CSP 48-pin (TBT-48)
HM62V16256BLBT-8	85 ns	
HM62V16256BLBT-7SL	70 ns	
HM62V16256BLBT-8SL	85 ns	


#### Pin Arrangement



#### **Pin Description**

Pin name	Function
A0 to A17	Address input
I/O0 to I/O15	Data input/output
CS1	Chip select 1
CS2	Chip select 2
LB	Lower byte (I/O0 to 7)
UB	Upper byte (I/O8 to 15)
WE	Write enable
ŌE	Output enable
NC	No connection
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

## **Block Diagram**



### **Operation Table**

CS1	CS2	WE	OE	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Mode	Ref. cycle
Н	×	×	×	×	×	High-Z	High-Z	Deselected	Standby
×	L	×	×	×	×	High-Z	High-Z	Deselected	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable	Active
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read	Active
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read	Active
L	Н	Н	L	L	L	Dout	Dout	Word Read	Active
L	Н	L	×	Н	L	Din	High-Z	Lower byte write	Active
L	Н	L	×	L	Н	High-Z	Din	Upper byte write	Active
L	Н	L	×	L	L	Din	Din	Word write	Active

Note: x: H or L

#### **Absolute Maximum Ratings**

Parameter Symbol		Value	Unit	
Power supply voltage*1	V <sub>cc</sub>	-0.5 to + 4.6	V	
Terminal voltage*1	V <sub>T</sub>	$-0.5^{*2}$ to $V_{CC} + 0.3^{*3}$	V	
Power dissipation	P <sub>T</sub>	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature under bias	Tbias	-10 to 85	°C	

Notes: 1. Relative to V<sub>ss</sub>

2.  $V_T$  min: -3.0 V for pulse half-width  $\leq$  30 ns

3. Maximum voltage is 4.6 V

#### **Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V	
	V <sub>ss</sub>	0	0	0	V	
Input voltage	V <sub>IH</sub>	2.0	_	V <sub>cc</sub> + 0.3	٧	
	V <sub>IL</sub>	-0.3 * <sup>1</sup>	_	0.6	V	

Note: 1. V<sub>IL</sub> min: −3.0 V for pulse half-width ≤ 30 ns

DC Characteristics (Ta = 0 to +70°C,  $V_{\rm CC}$  = 2.7 V to 3.6 V,  $V_{\rm SS}$  = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	1	μА	
Operating power supply current: DC	I <sub>cc</sub>	_	_	20	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}},$ Others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Operating HM62V16256B-7 power supply current	I <sub>cc1</sub>	_	_	70	mA	Min. cycle, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS1}$ = $V_{IL}$ , CS2 = $V_{IH}$ , Others = $V_{IH}/V_{IL}$
HM62V16256B-8	I <sub>CC1</sub>	_	_	65		
	I <sub>CC2</sub>	_	_	15	mA	Cycle time = 1 $\mu$ s, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS1}$ $\leq$ 0.2 V, $CS2 \geq V_{CC} - 0.2$ V $V_{IH} \geq V_{CC} - 0.2$ V, $V_{IL} \leq$ 0.2 V
Standby power supply current: DC	I <sub>SB</sub>	_	_	0.3	mA	$CS2 = V_{IL}$
Standby power supply current (1): DC	I <sub>SB1</sub>	_	_	20*2	μА	0 V $\leq$ Vin (1) 0 V $\leq$ CS2 $\leq$ 0.2 V or (2) $\overline{\text{CS1}} \geq$ V $_{\text{CC}} -$ 0.2 V, CS2 $\geq$ V $_{\text{CC}} -$ 0.2 V
	I <sub>SB1</sub>	_	_	2*3	μΑ	
Output voltage	V <sub>oL</sub>		_	0.4	V	I <sub>OL</sub> = 2 mA
		_	_	0.2	V	$I_{OL} = 100 \mu A$
	V <sub>OH</sub>	2.4	_	_	V	$I_{OH} = -1 \text{ mA}$
		V <sub>CC</sub> - 0	.2—	_	V	$I_{OH} = -100 \mu A$

Notes: 1. Typical values are at  $V_{cc} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

- 2. This characteristic is guaranteed only for L version.
- 3. This characteristic is guaranteed only for L-SL version.

### **Capacitance** (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin		_	8	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>		_	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 2.7 V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**

• Input pulse levels: 0.4 V to 2.2 V

• Input rise and fall time: 5 ns

Input timing reference levels: 1.4 V
output timing reference levels: 1.4 V

• Output load (Including scope and jig):

1 TTL + 30 pF (HM62V16256B-7)

1 TTL + 100 pF (HM62V16256B-8)

#### **Read Cycle**

#### HM62V16256B

		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	70		85	_	ns	
Address access time	t <sub>AA</sub>	_	70	_	85	ns	
Chip selection to output valid	t <sub>co1</sub>	_	70	_	85	ns	
	t <sub>co2</sub>	_	70	_	85	ns	
Output enable to output valid	t <sub>oe</sub>		35		45	ns	
LB, UB access time	t <sub>BA</sub>	_	70	_	85	ns	
Chip selection to output in low-Z	$t_{\scriptscriptstyle{LZ1}}$	10	_	10	_	ns	2, 3
	t <sub>LZ2</sub>	10	_	10	_	ns	
LB, UB enable to low-z	t <sub>BLZ</sub>	5	_	5	_	ns	2, 3
Output enable to output in low-Z	t <sub>oLZ</sub>	5	_	5	_	ns	2, 3
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	25	0	25	ns	1, 2, 3
	t <sub>HZ2</sub>	0	25	0	25	ns	
LB, UB disable to high-Z	t <sub>BHZ</sub>	0	25	0	25	ns	1, 2, 3
Output disable to output in high-Z	t <sub>oHZ</sub>	0	25	0	25	ns	1, 2, 3
Output hold from address change	t <sub>oн</sub>	10		10		ns	

#### Write Cycle

#### HM62V16256B


		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	70	_	85	_	ns	
Chip selection to end of write	t <sub>cw</sub>	60	_	70	_	ns	5
Address setup time	t <sub>AS</sub>	0	_	0	_	ns	6
Address valid to end of write	t <sub>AW</sub>	60	_	70	_	ns	
LB, UB valid to end of write	t <sub>BW</sub>	60	_	70	_	ns	
Write pulse width	t <sub>wP</sub>	55	_	70	_	ns	4
Write recovery time	t <sub>wr</sub>	0	_	0	_	ns	7
Write to output in high-Z	t <sub>whz</sub>	0	25	0	25	ns	1, 2
Data to write time overlap	t <sub>DW</sub>	30	_	35	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	ns	
Output active from end of write	t <sub>ow</sub>	5	_	5	_	ns	2
Output disable to output in High-Z	t <sub>ohz</sub>	0	25	0	25	ns	1, 2

Notes: 1.  $t_{HZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  and  $t_{BHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, a low  $\overline{WE}$  and a low  $\overline{LB}$  or a low  $\overline{UB}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high,  $\overline{WE}$  going low and  $\overline{LB}$  going low or  $\overline{UB}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low,  $\overline{WE}$  going high and  $\overline{LB}$  going high or  $\overline{UB}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 5.  $t_{cw}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
- 6.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.

## **Timing Waveform**


#### **Read Timing Waveform**




### Write Timing Waveform (1) (WE Clock)



## Write Timing Waveform (2) ( $\overline{CS}$ Clock, $\overline{OE}$ = $V_{IH}$ )



Write Timing Waveform (3) ( $\overline{LB}$ ,  $\overline{UB}$  Clock,  $\overline{OE} = V_{IH}$ )




### **Low V**<sub>CC</sub> **Data Retention Characteristics** ( $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ*4	Max	Unit	Test conditions <sup>-3</sup>
V <sub>cc</sub> for data retention	$V_{ exttt{DR}}$	2.0	_	_	V	$\begin{array}{c} \text{Vin} \geq 0\text{V} \\ \text{(1)} \ 0 \ \text{V} \leq \text{CS2} \leq 0.2 \ \text{V} \ \text{or} \\ \text{(2)} \ \underline{\text{CS2}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \\ \hline \underline{\text{CS1}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \ \text{or} \\ \text{(3)} \ \underline{\text{IB}} = \overline{\text{UB}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \\ \underline{\text{CS2}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \\ \hline \underline{\text{CS1}} \leq 0.2 \ \text{V} \end{array}$
Data retention current	I <sub>CCDR</sub> (L version)	_	1	10*1	μА	$\begin{array}{c} V_{cc} = 3.0 \text{ V, Vin} \geq 0V \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \text{ V or} \\ (2) \ CS2 \geq V_{cc} - 0.2 \text{ V,} \\ \hline CS1 \geq V_{cc} - 0.2 \text{ V or} \\ (3) \ \overline{LB} = \overline{UB} \geq V_{cc} - 0.2 \text{ V} \\ \hline CS2 \geq V_{cc} - 0.2 \text{ V} \\ \hline CS1 \leq 0.2 \text{ V} \end{array}$
	I <sub>CCDR</sub> (L-SL version)	_	1	1*2	μΑ	
Chip deselect to data retention time	t <sub>CDR</sub>	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *5	_	_	ms	


Notes: 1. This characteristic is guaranteed only for L version, TBD  $\mu$ A max. at Ta = 0 to +40°C.

- 2. This characteristic is guaranteed only for L-SL version, TBD  $\mu A$  max. at Ta = 0 to +40°C.
- 3. CS2 controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer,  $\overline{LB}$ ,  $\overline{UB}$  buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be CS2  $\geq$  V<sub>cc</sub> 0.2 V or 0 V  $\leq$  CS2  $\leq$  0.2 V. The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , I/O) can be in the high impedance state.
- 4. Typical values are at  $V_{\rm cc}$  = 3.0 V, Ta = +25°C and not guaranteed.
- 5.  $t_{RC}$  = read cycle time.


Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)



Low V<sub>CC</sub> Data Retention Timing Waveform (2) (CS2 Controlled)




Low  $V_{\text{CC}}$  Data Retention Timing Waveform (3)  $(\overline{\text{LB}},\overline{\text{UB}}$  Controlled)



#### **Package Dimensions**


#### HM62V16256BLTT Series (TTP-44DB)

Unit: mm



#### Package Dimensions (cont.)

#### HM62V16256BLBT Series (TBT-48)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# IITACHI

#### Hitachi, Ltd.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL

NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

#### For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group.

Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Towe Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components)

7/F., North Tower, World Finance Centre,

Harbour City, Canton Road, Tsim Sha Tsui,

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

### **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Jun. 26, 1998	Initial issue		