
HM62V8512A Series

524288-word $\times$ 8-bit High Speed CMOS Static RAM

HITACHI

ADE-203-642 (Z)

Preliminary

Rev. 0.0

Sep. 30, 1996

Description

The Hitachi HM62V8512A is a 4-Mbit static RAM organized 512-kword $\times$ 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.5 μm Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II is available for high density mounting. The HM62V8512A is suitable for battery backup system.

Features

- Single 3 V supply
- Access time: 85/100 ns (max)
- Power dissipation
 - Active: 36 mW/MHz (max)
 - Standby: 3 μW (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly LV-TTL compatible: All inputs and outputs
- Battery backup operation


HM62V8512A Series

Ordering Information

Type No.	Access time	Package
HM62V8512ALFP-8	85 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8512ALFP-10	100 ns	
HM62V8512ALFP-8SL	85 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8512ALFP-10SL	100 ns	
HM62V8512ALTT-8	85 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM62V8512ALTT-10	100 ns	
HM62V8512ALTT-8SL	85 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM62V8512ALTT-10SL	100 ns	
HM62V8512ALRR-8	85 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM62V8512ALRR-10	100 ns	
HM62V8512ALRR-8SL	85 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM62V8512ALRR-10SL	100 ns	

HM62V8512A Series

Pin Arrangement



HM62V8512A Series

Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
$\overline{\text{CS}}$	Chip select
$\overline{\text{OE}}$	Output enable
$\overline{\text{WE}}$	Write enable
V_{CC}	Power supply
V_{SS}	Ground

HM62V8512A Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage	V_{CC}	-0.5 to +4.6	V
Voltage on any pin relative to V_{SS}	V_T	-0.5* ¹ to $V_{CC} + 0.5$ * ²	V
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C
Storage temperature under bias	T_{bias}	-10 to +85	°C

Notes: 1. -3.0 V for pulse half-width ≤ 30 ns
 2. Maximum voltage is 4.6 V

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	2.7	3.0	3.6	V
Supply voltage	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	$0.7 \times V_{CC}$	—	$V_{CC} + 0.3$	V
Input low voltage	V_{IL}	-0.3* ¹	—	$0.2 \times V_{CC}$	V

Note: 1. -3.0 V for pulse half-width ≤ 30 ns

HM62V8512A Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 2.7 V to 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Min	Typ* ¹	Max	Unit	Test conditions
Input leakage current	I _{LI}	—	—	1	μA	V _{in} = V _{SS} to V _{CC}
Output leakage current	I _{LO}	—	—	1	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, V _{I/O} = V _{SS} to V _{CC}
Operating power supply current: DC	I _{CC}	—	—	10	mA	$\overline{CS} = V_{IL}$, others = V _{IH} /V _{IL} , I _{I/O} = 0 mA
Operating power supply current (HM62V8512A-8)	I _{CC1}	—	—	27	mA	Min cycle, duty = 100%, $\overline{CS} = V_{IL}$, others = V _{IH} /V _{IL} , I _{I/O} = 0 mA
Operating power supply current (HM62V8512A-10)	I _{CC1}	—	—	24	mA	
Operating power supply current	I _{CC2}	—	—	10	mA	Cycle time = 1 μs, duty = 100%, I _{I/O} = 0 mA, $\overline{CS} \leq 0.2$ V, V _{IH} ≥ V _{CC} - 0.2 V, V _{IL} ≤ 0.2 V
Standby power supply current: DC	I _{SB}	—	0.1	0.3	mA	$\overline{CS} = V_{IH}$
Standby power supply current (1): DC	I _{SB1}	—	1* ²	70* ²	μA	V _{in} ≥ 0 V, $\overline{CS} \geq V_{CC} - 0.2$ V
		—	1* ³	30* ³	μA	
Output low voltage	V _{OL}	—	—	0.2	V	I _{OL} = 100 μA
Output high voltage	V _{OH}	V _{CC} - 0.2	—	—	V	I _{OH} = -100 μA

Notes: 1. Typical values are at V_{CC} = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
2. This characteristics is guaranteed only for L version.
3. This characteristics is guaranteed only for L-SL version.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance* ¹	C _{in}	—	8	pF	V _{in} = 0 V
Input/output capacitance* ¹	C _{I/O}	—	10	pF	V _{I/O} = 0 V


Note: 1. This parameter is sampled and not 100% tested.

HM62V8512A Series

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 2.7$ V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load (Including scope & jig)



Read Cycle

		HM62V8512A					
		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	85	—	100	—	ns	
Address access time	t _{AA}	—	85	—	100	ns	
Chip select access time	t _{CO}	—	85	—	100	ns	
Output enable to output valid	t _{OE}	—	45	—	50	ns	
Chip selection to output in low-Z	t _{LZ}	10	—	10	—	ns	2
Output enable to output in low-Z	t _{OLZ}	5	—	5	—	ns	2
Chip deselection to output in high-Z	t _{HZ}	0	35	0	40	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	35	0	40	ns	1, 2
Output hold from address change	t _{OH}	10	—	10	—	ns	

HM62V8512A Series

Write Cycle


		HM62V8512A					
		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	85	—	100	—	ns	
Chip selection to end of write	t _{CW}	75	—	80	—	ns	4
Address setup time	t _{AS}	0	—	0	—	ns	5
Address valid to end of write	t _{AW}	75	—	80	—	ns	
Write pulse width	t _{WP}	55	—	60	—	ns	3, 12
Write recovery time	t _{WR}	0	—	0	—	ns	6
$\overline{WE}$ to output in high-Z	t _{WHZ}	0	35	0	40	ns	1, 2, 7
Data to write time overlap	t _{DW}	35	—	40	—	ns	
Data hold from write time	t _{DH}	0	—	0	—	ns	
Output active from output in high-Z	t _{OW}	5	—	5	—	ns	2
Output disable to output in high-Z	t _{OHZ}	0	35	0	40	ns	1, 2, 7

- Notes: 1. t_{HZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
2. This parameter is sampled and not 100% tested.
3. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the later transition of $\overline{CS}$ going low or $\overline{WE}$ going low. A write ends at the earlier transition of $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
4. t_{CW} is measured from $\overline{CS}$ going low to the end of write.
5. t_{AS} is measured from the address valid to the beginning of write.
6. t_{WR} is measured from the earlier of $\overline{WE}$ or $\overline{CS}$ going high to the end of write cycle.
7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
8. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, the output remain in a high impedance state.
9. Dout is the same phase of the write data of this write cycle.
10. Dout is the read data of next address.
11. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
12. In the write cycle with $\overline{OE}$ low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$


HM62V8512A Series

Timing Waveforms

Read Timing Waveform ($\overline{WE} = V_{IH}$)




Write Timing Waveform (1) ($\overline{OE}$ Clock)



HM62V8512A Series

Write Timing Waveform (2) ($\overline{OE}$ Low Fixed)




Low V_{CC} Data Retention Characteristics ($T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions*3
V_{CC} for data retention	V_{DR}	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $V_{in} \geq 0 \text{ V}$
Data retention current	I_{CCDR}	—	1*4	50*1	μA	$V_{CC} = 3.0 \text{ V}$, $V_{in} \geq 0 \text{ V}$ $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
		—	1*4	15*2	μA	
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	5	—	—	ms	

- Notes:
1. For L-version and $20 \mu\text{A}$ (max.) at $T_a = 0$ to 40°C .
 2. For SL-version and $3 \mu\text{A}$ (max.) at $T_a = 0$ to 40°C .
 3. $\overline{CS}$ controls address buffer, $\overline{WE}$ buffer, $\overline{OE}$ buffer, and Din buffer. In data retention mode, V_{in} levels (address, $\overline{WE}$, $\overline{OE}$, I/O) can be in the high impedance state.
 4. Typical values are at $V_{CC} = 3.0 \text{ V}$, $T_a = 25^\circ\text{C}$ and specified loading, and not guaranteed.

HM62V8512A Series


Low V_{CC} Data Retention Timing Waveform ($\overline{CS}$ Controlled)



Package Dimensions

HM62V8512ALFP Series (FP-32D)


Unit: mm



HM62V8512A Series

HM62V8512ALTT Series (TTP-32D)

Unit: mm



HM62V8512A Series

HM62V8512ALRR Series (TTP-32DR)

Unit: mm

