$512 \text{ k SRAM } (64\text{-kword} \times 8\text{-bit})$

HITACHI

ADE-203-316C (Z) Rev. 3.0 Nov. 1997

Description

The Hitachi HM62V864 is a CMOS static RAM organized 64-kword \times 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) and a 8 \times 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.


Features

- Low voltage operation SRAM
 - Single 2.7 V to 3.6 V supply
- · High speed
 - Fast access time: 85 ns (max)
- Low power
 - Standby: $0.3 \mu W$ (typ)
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
 - Three state output
- Directly LVTTL compatible
 - All inputs and outputs
- Capability of battery backup operation
 - 2 chip selection for battery backup

Ordering Information

Type No.	Access Time	Package
HM62V864LFP-8	85 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V864LT-8	85 ns	8 mm × 20 mm 32-pin TSOP (normal type) (TFP-32D)


Pin Arrangement



Pin Description

Pin Name	Function	Pin Name	Function	
A0 to A15	Address inputs	ŌĒ	Output enable	
I/O0 to I/O7	Data input/output	NC	No connection	
CS1	Chip select 1	V _{cc}	Power supply	
CS2	Chip select 2	V _{ss}	Ground	
WE	Write enable			

Block Diagram



Function Table

CS1	CS2	OE	WE	Mode	V _{cc} Current	I/O Pin	Ref. Cycle
Н	Χ	Χ	Χ	Not selected	I _{SB} , I _{SB1}	High-Z	_
X	L	Χ	Χ	Not selected	I _{SB} , I _{SB1}	High-Z	_
L	Н	Н	Н	Output disable	I _{cc}	High-Z	_
L	Н	L	Н	Read	I _{cc}	Dout	Read cycle (1) to (3)
L	Н	Н	L	Write	I _{cc}	Din	Write cycle (1)
L	Н	L	L	Write	I _{cc}	Din	Write cycle (2)

Note: X: High or Low

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	
Power supply voltage ⁻¹	V _{cc}	-0.5 to +4.6	V	
Terminal voltage ^{*1}	V _T	-0.5^{*2} to $V_{cc} + 0.5^{*3}$	V	
Power dissipation	$P_{\scriptscriptstyle T}$	1.0	W	_
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature under bias	Tbias	-10 to +85	°C	

Notes: 1. Relative to V_{ss}

2. V_T min: -3.0 V for pulse half-width \leq 50 ns

3. Maximum voltage is 4.6 V

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	2.7	3.0	3.6	V
	V _{SS}	0	0	0	V
Input high (logic 1) voltage	V _{IH}	0.7V _{cc}	_	V _{cc} + 0.3	V
Input low (logic 0) voltage	V _{IL}	−0.3 ^{*1}	_	0.2V _{cc}	V

Note: 1. V_{\parallel} min: -3.0 V for pulse half-width \leq 50 ns

DC Characteristics (Ta = 0 to +70°C, $V_{\rm CC}$ = 2.7 V to 3.6 V, $V_{\rm SS}$ = 0 V)

Parameter	Symbol	Min	Typ ^{⁻¹}	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	_	1	μΑ	$V_{SS} \le Vin \le V_{CC}$
Output leakage current	I _{LO}	_	_	1	μА	
Operating power supply current	I _{cc}	_		15	mA	$\overline{CS1} = V_{IL}, CS2 = V_{IH},$ Others = $V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating power supply current	I _{cc1}	_	_	35	mA	$\begin{split} & \underline{\text{Min cycle, duty}} = 100\%, \\ & \overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}} \\ & \text{Others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA} \end{split}$
	I _{CC2}	_	10	15	mA	$\begin{split} & \text{Cycle time} = 1 \ \mu\text{s}, \ \text{duty} = 100\%, \\ & I_{\text{I/O}} = 0 \ \text{mA}, \ \overline{CS1} \leq V_{\text{IL}}, \ CS2 \geq V_{\text{IH}}, \\ & \text{Others} = V_{\text{IH}}/V_{\text{IL}}, \\ & V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \ V, \ 0 \ V \leq V_{\text{IL}} \leq 0.2 \\ & V \end{split}$
Standby power supply current	I _{SB}	_	0.1	1	mA	(1) or (2) (1) $\overline{\text{CS1}} = \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IH}}$ (2) $\text{CS2} = \text{V}_{\text{IL}}$
	I _{SB1}	_	0.1	50	μА	$\begin{array}{l} 0 \ V \leq Vin \leq V_{\rm CC}, \ (1) \ or \ (2) \\ (1) \ \overline{CS1} \geq V_{\rm CC} - 0.2 \ V, \\ CS2 \geq V_{\rm CC} - 0.2 \ V \\ (2) \ 0 \ V \leq CS2 \leq 0.2 \ V \end{array}$
Output low voltage	V _{oL}	_	_	0.2	٧	I _{OL} = 20 μA
Output high voltage	V _{OH}	V _{cc} - 0.2	_	_	V	I _{OH} = -20 μA

Note: 1. Typical values are at $V_{CC} = 3.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance*1	Cin	_	_	5	pF	Vin = 0 V
I/O Pin capacitance*1	C _{1/O}	_	_	8	рF	V _{I/O} = 0 V


Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 2.7$ V to 3.6 V, unless otherwise noted.)

Test Conditions

Input pulse levels: 0.4 V to 2.4 VInput rise and fall time: 5 ns

• Input and output timing reference levels: 1.4 V




Read Cycle

Parameter			HM62V864-8			
		Symbol	Min	Max	 Unit	Notes
Read cycle time		t _{RC}	85	_	ns	
Address access time		t _{AA}	_	85	ns	
Chip select access time	CS1	t _{co1}	_	85	ns	
	CS2	t _{co2}	_	85	ns	
Output enable to output valid		t _{oe}	_	45	ns	
Chip selection to output in low-Z	CS1	t _{LZ1}	10	_	ns	2
	CS2	t _{LZ2}	10	_	ns	2
Output enable to output in low-Z		t _{oLZ}	5	_	ns	2
Chip deselection in output in high-Z	CS1	t _{HZ1}	0	30	ns	1, 2
	CS2	t _{HZ2}	0	30	ns	1, 2
Output disable to output in high-Z		t _{oHZ}	0	30	ns	1, 2
Output hold from address change		t _{oh}	10	_	ns	


Notes: 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.


Read Timing Waveform (1) $(\overline{WE} = V_{IH})$



Read Timing Waveform (2) $(\overline{WE} = V_{IH})$



Read Timing Waveform (3) $(\overline{WE} = V_{IH})$




Write Cycle

			/ 864-8		
Parameter	Symbol	Min	Max	— Unit	Notes
Write cycle time	t _{wc}	85	_	ns	
Chip selection to end of write	t _{cw}	75	_	ns	4
Address setup time	t _{AS}	0	_	ns	5
Address valid to end of write	t _{aw}	75	_	ns	
Write pulse width	t _{wP}	55	_	ns	3, 8
Write recovery time	t _{wR}	0	_	ns	6
Write to output in high-Z	t _{wHZ}	0	30	ns	1, 2, 7
Data to write time overlap	t _{DW}	35	_	ns	
Data hold from write time	t _{DH}	0	_	ns	
Output active from end of write	t _{ow}	10	_	ns	2
Output disable to output in high-Z	t _{oHZ}	0	30	ns	1, 2, 7

- Notes: 1. t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high, and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low, and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
 - 4. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
 - 5. t_{AS} is measured from the address valid to the beginning of write.
 - 6. t_{wR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
 - 7. During this period, I/O pin are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
 - 8. In the write cycle with \overline{OE} low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention, $t_{WP} \ge t_{WHZ}$ max + t_{DW} min.

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)

Error! Unknown switch argument.

Notes:

- 1. If $\overline{\text{CS1}}$ goes low or CS2 goes high simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in the high impedance state.
- 2. Dout is the same phase of the latest writen data in this write cycle.
- 3. Dout is the read data of next address.
- 4. If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of oppsite phase to the outputs must be spplied to them.

Low V_{CC} **Data Retention Characteristics** ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ ^{⁺¹}	Max	Unit	Test conditions ^{*4}
V _{cc} for data retention	V_{DR}	2.0	_	3.6	V	0 V \leq Vin \leq V _{CC} , (1) or (2) (1) $\overline{\text{CS1}} \geq$ V _{CC} $-$ 0.2 V, $\text{CS2} \geq$ V _{CC} $-$ 0.2 V (2) 0 V \leq CS2 \leq 0.2 V
Data retention current	I _{CCDR}	_	0.1	27 ^{*2}	μА	$V_{CC} = 2.7 \text{ V},$ $0 \text{ V} \le \text{Vin} \le V_{CC}, (1) \text{ or } (2)$ $(1) \overline{\text{CS1}} \ge V_{CC} - 0.2 \text{ V},$ $CS2 \ge V_{CC} - 0.2 \text{ V}$ $(2) 0 \text{ V} \le CS2 \le 0.2 \text{ V}$
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *3	_	_	ns	_


Notes: 1. Typical values are at V_{cc} = 2.7 V, Ta = 25°C and not guaranteed.

- 2. $18 \mu A \text{ max at Ta} = 0 \text{ to } 40^{\circ} \text{C}.$
- 3. t_{RC} = Read cycle time.
- 4. CS2 controls address buffer, \overline{WE} buffer, $\overline{CS1}$ buffer, \overline{OE} buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address, \overline{WE} , \overline{OE} , $\overline{CS1}$, I/O) can be in the high impedance state. If $\overline{CS1}$ controls data retention mode, CS2 must be $CS2 \ge V_{CC} 0.2$ V or 0 V $\le CS2 \le 0.2$ V. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)




Low V_{CC} Data Retention Timing Waveform (2) (CS2 Controlled)




Package Dimensions

HM62V864LFP Series (FP-32D)



HM62V864BLT Series (TFP-32D)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA. 94005-1897 U S A Tel: 800-285-1601 Fax:303-297-0447 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000

Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Nov. 18, 1994	Initial issue	Y. Saitoh	K. Yoshizaki
2.0	Jul. 25, 1995	Low power Standby: $1.32~\mu W$ (typ) to $0.3~\mu W$ (typ) Absolute Maximum Ratings V_{7} : -0.5 to V_{cc} + $0.3~V$ to -0.5 to V_{cc} + $0.5~V$ Change of note 2 Recommended DC Operating Conditions Change of note 1 DC Characteristics I_{SB} (typ): $0.5~m A$ to $0.1~m A$ I_{SB1} (typ): $0.2~\mu A$ to $0.1~\mu A$ Capacitance Cin (max): $8~p F$ to $5~p F$ C_{VO} (max): $10~p F$ to $8~p F$ Low V_{cc} Data Retention Characteristics I_{CCDR} (typ): $0.5~\mu A$ to $0.1~\mu A$ Addition of Read Timing Waveform $2,3$	M. Higuchi	K. Yoshizaki
3.0	Nov. 1997	Change of Subtitle		