

HM62W8127H Series

HM62W9127H Series

Preliminary

131072-word $\times$ 8/9-bit High Speed CMOS Static RAM

The HM62W8127H/HM62W9127H is an asynchronous 3.3 V operation high speed static RAM organized as 128 kword $\times$ 8/9 bit. It realize high speed access time (25/30/35/45 ns) with employing 0.8 μ m CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM62W8127H/HM62W9127H is packaged in 400-mil 32/36-pin SOJ for high density surface mounting.

Features

- Single 3.3 V supply: 3.3 V $\pm$ 0.3 V
- Access time 25/30/35/45 ns (max)
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Directly CMOS compatible
 - All inputs and outputs
- 400-mil 32/36-pin SOJ package
- Center V_{CC} and V_{SS} type pinout

Ordering Information

Type No.	Access time	Package
HM62W8127HJP-25	25 ns	400-mil 32-pin plastic SOJ (CP-32DB)
HM62W8127HJP-30	30 ns	
HM62W8127HJP-35	35 ns	
HM62W8127HJP-45	45 ns	
HM62W8127HLJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W8127HLJP-30	30 ns	
HM62W8127HLJP-35	35 ns	
HM62W8127HLJP-45	45 ns	
HM62W9127HJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W9127HJP-30	30 ns	
HM62W9127HJP-35	35 ns	
HM62W9127HJP-45	45 ns	
HM62W9127HLJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W9127HLJP-30	30 ns	
HM62W9127HLJP-35	35 ns	
HM62W9127HLJP-45	45 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

4496203 0024895 TT8

HITACHI


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

3-91

3

HM62W8127H/HM62W9127H Series

Pin Arrangement



Pin Description

Pin name

HM62W8127H	HM62W9127H	Function
A0 – A16	A0 – A16	Address
I/O1 – I/O8	I/O1 – I/O9	Data input/output
CS	CS	Chip select
WE	WE	Write enable
OE	OE	Output enable
V _{CC}	V _{CC}	Power supply
V _{SS}	V _{SS}	Ground
—	NC	No connection


4496203 0024896 934

HITACHI

3-92

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Voltage on any pin relative to V _{SS}	V _T	-0.5 *1 to V _{CC} + 0.5	V
Power dissipation	P _T	1.0	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under shoot) ≤ 10 ns

4496203 0024897 870

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

3-93

HM62W8127H/HM62W9127H Series

Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{VE}$	V_{CC} current	I/O	Ref. cycle
H	X	X	I_{SB}, I_{SB1}	High-Z	—
L	H	H	I_{CC}	High-Z	—
L	L	H	I_{CC}	Output	Read cycle
L	X	L	I_{CC}	Input	Write cycle

Note: 1. X: H or L

Recommended DC Operating Conditions ($T_a = 0$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage*2	V_{CC}	3.0	3.3	3.6	V
	V_{SS}	0	0	0	V
Input voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3 *1	—	0.8	V

Note: 1. -2.0 V for pulse width (under shoot) ≤ 10 ns
2. The supply voltage with all V_{CC} pins must be on the same level.
The supply voltage with all V_{SS} pins must be on the same level.

4496203 0024898 707

HITACHI

3-94

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

HM62W8127H/HM62W9127H Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ ^{*1}	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	2	μA	$V_{in} = V_{SS}$ to V_{CC}	
Output leakage current	$ I_{LO} $	—	—	2	μA	$V_{I/O} = V_{SS}$ to V_{CC}	1
Operating power supply current	I_{CC}	—	60	100	mA	25 ns cycle	$\overline{CS} = V_{IL}$, $I_{out} = 0 \text{ mA}$ Other inputs $= V_{IH}/V_{IL}$
		—	50	90	mA	30 ns cycle	
		—	45	85	mA	35 ns cycle	
		—	40	80	mA	45 ns cycle	
Standby power supply current	I_{SB}	—	20	40	mA	25 ns cycle	$\overline{CS} = V_{IH}$, Other inputs $= V_{IH}/V_{IL}$
		—	18	35	mA	30 ns cycle	
		—	15	30	mA	35 ns cycle	
		—	13	25	mA	45 ns cycle	
Standby power supply current (1)	I_{SB1}	—	—	1	mA	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$ or	L-version
		—	—	0.06	mA	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$	
Output voltage	V_{OL1}	—	—	0.2	V	$I_{OL1} = 0.1 \text{ mA}$	
	V_{OL2}	—	—	0.4	V	$I_{OL2} = 2 \text{ mA}$	
	V_{OH1}	$V_{CC} - 0.2$	—	—	V	$I_{OH1} = -0.1 \text{ mA}$	
	V_{OH2}	2.4	—	—	V	$I_{OH2} = -2 \text{ mA}$	

Note: 1. Typical values are at $V_{CC} = 3.3 \text{ V}$, $T_a = +25^\circ\text{C}$ and specified loading.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C_{in}	—	—	6	pF	$V_{in} = 0 \text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	8	pF	$V_{I/O} = 0 \text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

3

4496203 0024899 643 **HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


3-95

HM62W8127H/HM62W9127H Series

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, unless otherwise noted.)

Test Conditions

- Input pulse levels: 2.4 V/0.4 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures



Read Cycle

		HM62W8127H/HM62W9127H									
		-25		-30		-35		-45			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Read cycle time	t_{RC}	25	—	30	—	35	—	45	—	ns	
Address access time	t_{AA}	—	25	—	30	—	35	—	45	ns	
Chip select access time	t_{ACS}	—	25	—	30	—	35	—	45	ns	
Output enable to output valid	t_{OE}	—	15	—	15	—	20	—	25	ns	
Output hold from address change	t_{OH}	5	—	5	—	5	—	5	—	ns	
Chip select to output in low-Z	t_{CLZ}	5	—	5	—	5	—	5	—	ns	
Output enable to output in low-Z	t_{OLZ}	1	—	1	—	1	—	1	—	ns	
Chip deselect to output in high-Z	t_{CHZ}	—	12	—	12	—	12	—	12	ns	
Output disable to output in high-Z	t_{OHZ}	—	12	—	12	—	12	—	12	ns	


4496203 0024900 195

HITACHI

3-96

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Read Timing Waveform *3



- Notes:
1. Transition is measured ± 200 mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
 2. When $\overline{CS}$ and $\overline{OE}$ are low, Dout is low impedance.
 3. WE is high for read cycle.

HM62W8127H/HM62W9127H Series

Write Cycle

		HM62W8127H/HM62W9127H								
		-25		-30		-35		-45		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	t _{WC}	25	—	30	—	35	—	45	—	ns
Address valid to end of write	t _{AW}	20	—	20	—	25	—	30	—	ns
Chip select to end of write	t _{CW}	20	—	20	—	25	—	30	—	ns
Write pulse width	t _{WP}	20	—	20	—	25	—	30	—	ns
Address setup time	t _{AS}	0	—	0	—	0	—	0	—	ns
Write recovery time	t _{WR}	0	—	0	—	0	—	0	—	ns
Data to write time overlap	t _{DW}	15	—	15	—	20	—	25	—	ns
Data hold from write time	t _{DH}	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	t _{OW}	5	—	5	—	5	—	5	—	ns
Write enable to output in high-Z	t _{WHZ}	—	12	—	12	—	12	—	12	ns


4496203 0024902 T68

HITACHI

3-98


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)



HM62W8127H/HM62W9127H Series

Write Timing Waveform (2) ($\overline{CS}$ Controlled)



- Notes:
1. Transition is measured ± 200 mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
 2. $\overline{WE}$ must be high during transition except when the device is disabled with $\overline{CS}$.
 3. If $\overline{CS}$ and $\overline{OE}$ are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
 4. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, output remains a high impedance state.

4496203 0024904 830

HITACHI

3-100

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Low V_{CC} Data Retention Characteristics ($T_a = 0$ to $+70^\circ\text{C}$)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
V_{CC} for data retention	V_{DR}	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$,
Data retention current	I_{CCDR}	—	2	50 ^{*1}	μA	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	t_R	5	—	—	ms	

Note: 1. $V_{CC} = 3.0 \text{ V}$

Low V_{CC} Data Retention Timing Waveform

