



September 1990

MATRA M H S

DATA SHEET

HM 65664

8 K x 8 ULTIMATE CMOS SRAM

FEATURES

- ACCESS TIME
 - MILITARY : 35/45/55 ns (max)
 - INDUSTRIAL/COMMERCIAL : 25*/35/55 ns (max)
- VERY LOW POWER CONSUMPTION
 - ACTIVE : 175.0 mW (typ)
 - STANDBY : 2.0 μ W (typ)
 - DATA RETENTION : 0.8 μ W (typ)
- WIDE TEMPERATURE RANGE :
 - 55°C TO + 125°C
- 300 AND 600 MILS WIDTH PACKAGE
- TTL COMPATIBLE INPUTS AND OUTPUTS
- ASYNCHRONOUS
- SINGLE 5 VOLT SUPPLY
- EQUAL CYCLE AND ACCESS TIME
- GATED INPUTS : NO PULL-UP/DOWN RESISTORS ARE REQUIRED

* Preliminary.

DESCRIPTION

The HM 65664 is a very low power CMOS static RAM organized as 8192 x 8 bits. It is manufactured using the MHS high performance CMOS technology named super CMOS.

With this process, MHS is the first to bring the solution such as aerospace electronics or portable instruments PC's.

Utilising an array of six transistors (6T) memory cells, the HM 65664 combines an extremely low standby

supply current (typical value = 0.1 μ A) with a fast access time at 25 ns over the full temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

Extra protection against heavy ions is given by the use of an epitaxial layer on a P substrate.


The HM 65664 is processed following the test methods of MIL STD 883C.

PACKAGES


Plastic 300 & 600 mils, 28 pins, DIL.
Ceramic 300 & 600 mils, 28 pins, DIL.

SOIC&SOJ 300 mils/330 mils, 28 pins
LCC, 32 pins.


Pinout DIL 28 pins (top view)



Pinout LCC 32 pins (top view)




LOGIC SYMBOL



HM 65664

MATRA M H S

BLOCK DIAGRAM



PIN NAMES

A0-A12	: Address inputs	CS1	: Chip-select 1
I/O0-I/O7	: Input/Output	CS2	: Chip-select 2
Vcc	: Power	OE	: Output Enable
Gnd	: Ground	W	: Write enable

TRUTH TABLE

CS1	CS2	OE	W	DATA-IN	DATA-OUT	MODE
H	X	X	X	Z	Z	Deselect
L	H	L	H	Z	Valid	Read
L	H	X	L	Valid	Z	Write
L	H	H	H	Z	Z	Output disable

L = low, H = high, X = H or L, Z = high impedance.

T-46-23-12

ABSOLUTE MAXIMUM RATINGS

Supply voltage to GND potential : -0.5 V to $+7.0\text{ V}$
 Input or Output voltage applied : $(\text{Gnd} - 0.3\text{ V})$ to $(\text{Vcc} + 0.3\text{ V})$
 Storage temperature : -65°C to $+150^{\circ}\text{C}$

OPERATING RANGE

		OPERATING VOLTAGE	OPERATING TEMPERATURE
Military	(- 2)	$\text{Vcc} \pm 10\%$	-55°C to $+125^{\circ}\text{C}$
Industrial	(- 9)	$\text{Vcc} \pm 10\%$	-40°C to $+85^{\circ}\text{C}$
Commercial	(- 5)	$\text{Vcc} \pm 10\%$	0°C to $+70^{\circ}\text{C}$

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Gnd	Ground	0.0	0.0	0.0	V
VIL (1)	Input low voltage	-0.3	0.0	0.8	V
VIH	Input high voltage	2.2	—	$\text{Vcc} + 0.3\text{ V}$	V

Note : 1. VIL min = -0.3 V or -1.0 V pulse width 50 ns.

CAPACITANCE

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Cin (2)	Input capacitance	—	—	8	pF
Cout (2)	Output capacitance	—	—	8	pF

Note : 2. TA = 25°C , f = 1 MHz, Vcc = 5.0 V, these parameters are not tested.

ELECTRICAL CHARACTERISTICS DC PARAMETER

T-46-23-12

PARAMETER		DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
IIX	(3)	Input leakage current	- 1.0	-	10.0	μ A
IOZ	(3)	Output leakage current	- 1.0	-	1.0	μ A
VOL	(4)	Output low voltage	-	-	0.4	V
VOH	(4)	Output high voltage	2.4	-	-	V

Notes : 3. $Gnd < V_{in} < V_{cc}$, $Gnd < V_{out} < V_{cc}$ Output disabled.
 4. $V_{cc} \min$, $I_{OL} = 4.0 \text{ mA}$, $I_{OH} = -1.0 \text{ mA}$.

Consumption for Commercial specification (- 5) :

SYMBOL	PARAMETER	65664 Q-5	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
ICCSB (5)	Standby supply current	15	10	15	10	15	mA	max
ICCSB1 (6)	Standby supply current	75	10	75	1.0	75	μ A	max
ICC (7)	Operating supply current	15	10	15	10	15	mA	max
ICCOP (8)	Operating supply current	75	65	75	65	75	mA	max

Consumption for Industrial specification (- 9) :

SYMBOL	PARAMETER	65664 Q-9	65664 B-9	65664 S-9	65664 -9	65664 C-9	UNIT	VALUE
ICCSB (5)	Standby supply current	20	15	20	15	20	mA	max
ICCSB1 (6)	Standby supply current	100	5.0	100.0	5.0	100.0	μ A	max
ICC (7)	Operating supply current	20	15	20	15	20	mA	max
ICCOP (8)	Operating supply current	100	75	100	75	100	mA	max

Consumption for Military specification (- 2) :

SYMBOL	PARAMETER	65664 B-2	65664 S-2	65664 -2	65664 C-2	UNIT	VALUE
ICCSB (5)	Standby supply current	15	20	15	20	mA	max
ICCSB1 (6)	Standby supply current	50.0	500.0	50.0	500.0	μ A	max
ICC (7)	Operating supply current	15	20	15	20	mA	max
ICCOP (8)	Operating supply current	75	100	75	100	mA	max

Notes : 5. $CS1 \geq V_{IH}$, $CS2 \leq V_{IL}$.
 6. $CS1 \geq V_{cc} - 0.3V$, $CS2 \leq 0.3V$, $I_{out} = 0 \text{ mA}$.
 7. $CS1 \leq V_{IL}$, $CS2 \geq V_{IH}$, $I_{out} = 0 \text{ mA}$, $V_{in} = Gnd/V_{cc}$.
 8. $V_{cc} \text{ max}$, $I_{out} = 0 \text{ mA}$, $f = \text{max}$, $V_{in} = Gnd/V_{cc}$.

DATA RETENTION MODE


MHS CMOS RAM's are designed with battery backup applications in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1. Chip select ($\overline{CS}$) must be held high during data retention ; within $V_{CC} + 0.3$ V.
2. Output Enable ($\overline{OE}$) should be held high to keep the

RAM outputs high impedance, minimizing power dissipation.

3. $\overline{CS}$ and $\overline{OE}$ must be kept between $V_{CC} + 0.3$ V and 70 % of V_{CC} during the power up and power down transitions.
4. The RAM can begin operation > 45 ns after V_{CC} reaches the minimum operating voltage (4.5 V).

TIMING



DATA RETENTION CHARACTERISTICS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL (9)	MAXIMUM	UNIT
VCCDR	Vcc for data retention	2.0	—	—	V
TCDR	Chip deselect to data retention time	0.0	—	—	ns
TR	Operation recovery time	TAVAV (10)	—	—	ns
ICCDR1 (11)	Data retention current @ 2.0 V : HM-65664(B)-5	—	0.1	0.5	μ A
	HM-65664(B)-9	—	0.1	3.0	μ A
	HM-65664(B)-2	—	0.1	20.0	μ A
	HM-65664S/C/Q-5	—	0.1	30.0	μ A
	HM-65664S/C/Q-9	—	0.1	30.0	μ A
	HM-65664S/C-2	—	0.1	200.0	μ A
ICCDR2 (11)	Data retention current @ 3.0 V : HM-65664(B)-5	—	0.3	1.0	μ A
	HM-65664(B)-9	—	0.3	3.0	μ A
	HM-65664(B)-2	—	0.3	30.0	μ A
	HM-65664S/C/Q-5	—	0.3	50.0	μ A
	HM-65664S/C/Q-9	—	0.3	50.0	μ A
	HM-65664S/C-2	—	0.3	300.0	μ A

Notes : 9. $T_A = 25^\circ\text{C}$.

10. TAVAV = Read cycle time.

11. $\overline{CS} = V_{CC}$, $V_{in} = \text{Gnd}/V_{CC}$, this parameter is only tested to $V_{CC} = 2$ V.

ELECTRICAL CHARACTERISTICS AC PARAMETERS

AC CONDITIONS :

Input pulse levels : Gnd to 3.0 V
 Input rise : 5 ns

Input timing reference levels : 1.5 V
 Output load : 1 TTL gate + 30 pF

T-46-23-12

WRITE CYCLE : Commercial specification

SYMBOL	PARAMETER	65664 Q-5	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
TAVAV	Write cycle time	35	45	45	55	55	ns	min
TAVWL	Address set-up time	0	0	0	0	0	ns	min
TAVWH	Address valid to end of write	35	45	45	55	55	ns	min
TDVWH	Data set-up time	22	25	25	25	25	ns	min
TEL1WH	CS1 low to write end	35	45	45	55	55	ns	min
TEH2WH	CS2 low to write end	35	45	45	55	55	ns	min
TWLQZ (12)	Write low to high Z	15	15	15	20	20	ns	max
TWLWH	Write pulse width	30	40	40	50	50	ns	min
TWHAX	Address hold to end of write	5	5	5	5	5	ns	min
TWHDX	Data hold time	3	3	3	3	3	ns	min
TWHQX (12)	Write high to low Z	0	0	0	0	0	ns	min



WRITE CYCLE : Industrial and Military specification

SYMBOL	PARAMETER	65664 Q-9	65664 B-9/2	65664 S-9/2	65664 -9/2	65664 C-9/2	UNIT	VALUE
TAVAV	Write cycle time	35	45	45	55	55	ns	min
TAVWL	Address set-up time	0	0	0	0	0	ns	min
TAVWH	Address valid to end of write	35	45	45	55	55	ns	min
TDVWH	Data set-up time	22	25	25	25	25	ns	min
TEL1WH	CS1 low to write end	35	45	45	55	55	ns	min
TEH2WH	CS2 low to write end	35	45	45	55	55	ns	min
TWLQZ (12)	Write low to high Z	15	15	15	20	20	ns	max
TWLWH	Write pulse width	30	40	40	50	50	ns	min
TWHAX	Address hold to end of write	5	5	5	5	5	ns	min
TWHDX	Data hold time	3	3	3	3	3	ns	min
TWHQX (12)	Write high to low Z	0	0	0	0	0	ns	min

Note : 12. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

WRITE CYCLE 1 $\overline{W}$ CONTROLLED (note 13)

T-46-23-12

WRITE CYCLE 2 $\overline{CS1}$ CONTROLLED (note 13)

Note : 13. The internal write time of the memory is defined by the overlap of $\overline{CS}$ LOW and $\overline{W}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
Data out is high impedance if $\overline{OE} = VIH$.

HM 65664

MATRA M H S

READ CYCLE : Commercial specification


SYMBOL	PARAMETER	65664 Q-5	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
TAVAV	Read cycle time	35	45	45	55	55	ns	min
TAVQV	Address access time	35	45	45	55	55	ns	max
TAVQX	Address valid to low Z	3	3	3	3	3	ns	min
TEL1QV	Chip-select 1 access time	35	45	45	55	55	ns	max
TEH2QV	Chip-select 2 access time	35	45	45	55	55	ns	max
TEL1QX	$\overline{CS1}$ low to low Z	5	5	5	5	5	ns	min
TEH2QX	CS2 to low Z	5	5	5	5	5	ns	min
TEH1QZ	$\overline{CS1}$ high to high Z	35	45	45	55	55	ns	max
TEL2QZ	CS2 low to high Z	35	45	45	55	55	ns	max
TGLQV	Output Enable access time	15	15	15	20	20	ns	max
TGLQX	$\overline{OE}$ low to low Z	5	5	5	5	5	ns	min
TGHQZ	$\overline{OE}$ high to high Z	15	15	15	20	20	ns	max

READ CYCLE : Industrial and Military specification


SYMBOL	PARAMETER	65664 Q-9	65664 B-9/2	65664 S-9/2	65664 -9/2	65664 C-9/2	UNIT	VALUE
TAVAV	Read cycle time	35	45	45	55	55	ns	min
TAVQV	Address success time	35	45	45	55	55	ns	max
TAVQX	Address valid to low Z	3	3	3	3	3	ns	min
TEL1QV	Chip-select 1 access time	35	45	45	55	55	ns	max
TEH2QV	Chip-select 2 access time	35	45	45	55	55	ns	max
TEL1QX	$\overline{CS1}$ low to low Z	5	5	5	5	5	ns	min
TEH2QX	CS2 high to low Z	5	5	5	5	5	ns	min
TEH1QZ	$\overline{CS1}$ high to high Z	35	45	45	55	55	ns	max
TEL2QZ	CS2 low to high Z	35	45	45	55	55	ns	max
TGLQV	Output Enable access time	15	15	15	20	20	ns	max
TGLQX	$\overline{OE}$ low to low Z	5	5	5	5	5	ns	min
TGHQZ	$\overline{OE}$ high to high Z	15	15	15	20	20	ns	max

READ CYCLE nb 1 (notes 16, 17)

T-46-23-12



READ CYCLE nb 2 (notes 16, 18)

Notes : 16. $\overline{W}$ is high for read cycle17. Device is continuously selected, $\overline{CS1}$ & $\overline{OE}$ = VIL and CS2 = VIH

18. Address valid prior to or coincident with CS transition low.

HM 65664

MATRA M H S

ORDERING INFORMATION

Package	Device Type	Grade	Level
HM1	65664	B	-5
0 - Chip form	8 k x 8 Ultimate CMOS static RAM		-5 : Commercial
1 - Ceramic 28 pins 300 mils			-9 : Industrial
1E - Ceramic 28 pins 600 mils		B = high speed/low current	-2 : Military
3 - Plastic 28 pins 300 mils		S = high speed/standard current	-8 : Military with B.I. (B.I. = Burn-in)
3E - Plastic 28 pins 600 mils		Blank : standard speed/low current	
4 - LCC 32 pins		C : standard	
T - SOIC 300 mils 28 pins		Q = very high speed/standard current	
T1 - SOIC 330 mils 28 pins			
U* - SOJ 28 pins			


* preliminary

PACKAGE OUTLINE

For the packaging information, refer to chapter 10.

Package reference : Plastic DIL, 300 mils, 28 pins
Plastic DIL, 600 mils, 28 pins
Ceramic DIL, 600 mils, 28 pins
SOIC DIL, 300 mils, 28 pins
LCC rectangular, 32 pins

BURN-IN SCHEMATICS



VCC = 5 V (-0, +0.5)
R = 1 K Ω per pin
Fo = 50 KHz $\pm$ 20 %

F_n = 1/2 F_{n-1}
S0 to S3 : programmable signals for write / read cycles
NC = Not connected