HN27C256AG Series - HITACHI/ LOGIC/ARRAYS/MEM

32768-Word x 8-Bit UV Erasable and Programmable ROM

This Hitachi HN27C256AG is a 256-kbit ultraviolet erasable and electrically programmable ROM, featuring high speed and low power dissipation.

Fabricated on advanced fine process and high speed circuitry technique, the HN27C256AG makes high speed access time possible for 16 bit microprocessors such as the 8086 and 68000. And low power dissipation in active and standby modes matches our CMOS 256-kbit EPROM.

In programming operation, the HN27C256AG realizes faster programming time than our conventional 256-kbit EPROM by Hitachi's Fast High-Reliability Programming Algorithm.

Pin arrangement, pin configuration and programming voltage are compatible with our 256-kbit EPROM series, therefore existing programmers can be used with the HN27C256AG.

Features


- Ordering Information

Device identifier mode


Type No.	Access Time	Package
HN27C256AG-10	100 ns	
HN27C256AG-12	120 ns	600-mil 28-pin cerdip
HN27C256AG-15	150 ns	-

Manufacturer code and device code

T-46-13-29



Pin Arrangement




Pin Description

Pin Name	Function
A0 - A14	Address
1/00-107	Input/Output
CE	Chip enable
ŌĒ	Output enable
VCC	Power supply
V _{PP}	Programming power supply
VSS	Ground

HN27C256AG Series

HITACHI/ LOGIC/ARRAYS/MEM

Block Diagram



Mode Selection

(20)	ŌĒ (22)	A9 (24)	<i>Vpp</i> (1)	V _{CC} (28)	I/O (11 - 13, 15 - 19)
v_{IL}	VIL	x	VCC	VCC	Dout
v_{IL}	v_{IH}	×	VCC	VCC	High Z
v_{IH}	×	×	VCC	VCC	High Z
V _{IL}	v_{IH}	×	VPP	VCC	Din
V _{IH}	v_{IL}	×	Vpp	VCC	Dout
v_{IL}	v_{IL}	×	V _{PP}	VCC	Dout
v_{IH}	v_{IH}	×	V _{PP}	VCC	High Z
v_{IL}	v_{IL}	VH*2	v _{cc}	VCC	Code
	(20) VIL VIL VIH VIL VIH VIL VIH VIL VIH	(20) (22) VIL VIL VIL VIH VIH × VIL VIH VIH VIH VIH VIL VIH VIH VIH VIH VIH VIH VIH	(20) (22) (24) VIL VIL X VIL VIH X VIH X VIH X VIH VIH X VIH VIL X VIH VIL X VIH VIL X	(20) (22) (24) (1) VIL VIL X VCC VIL VIH X VCC VIH X X VCC VIL VIH X VPP VIL VIH X VPP VIH VIL X VPP VIH VIL X VPP VIH VIH X VPP	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes: 1, x = Don't care.

2. $V_H = 12.0 \text{V} \pm 0.5 \text{V}$.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output Voltages*1	Vin, Vout	-0.6*2 to +7.0	v
A9 input voltage 1	V _{ID}	-0.6 *2 to +13.5	v
Vpp voltage*1	V _{PP}	-0.6 to +13.5	v
VCC voltage*1	v _{CC}	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-65 to +125	°C
Storage temperature range under bias	Thias	-10 to +80	°C

Notes: 1. Relative to V_{SS} . 2. Vin, Vout, V_{ID} min = -1.0V for pulse width ≤ 50 ns.

■ 4496203 0022077 940 ■HIT2

HITACHI/ LOGIC/ARRAYS/MEM

HN27C256AG Series

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	4	8	pF	Vin = 0V
Output capacitance	Cout	-	8	12	рF	Vout = 0V

Read Operation

DC Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_	-	2	μA	$Vin = 0V \text{ to } V_{CC}$
Output leakage current	ILO	_	_	2	μA	Vout = 0V to V _{CC}
Vpp current	I _{PP1}	-	1	20	μА	<i>VPP</i> = 5.5V
	I _{SB} 1	_	-	1	mA	CE = VIH
Standby VCC current	I _{SB2}	_	1	20	μА	$\widetilde{CE} = V_{CC} \pm 0.3V$
	ICC1	_	-	30	mA	$\overline{CE} = V_{IL}$, $Iout = 0 \text{ mA}$
Operating VCC current	ICC2	_	-	30	mA	f = 10 MHz, <i>lout</i> = 0 mA
	ICC3	_	5	15	mΑ	f = 1 MHz, <i>lout</i> = 0 mA
Input low voltage*3	VIL	-0.3*1	-	0.8	v	
Input high voltage*3	V _{IH}	2.2	_	V _{CC} +1.0*2	v	
Output low voltage	VOL	_	_	0.45	V	I _{OL} = 2.1 mA
A	V _{OH} 1	2.4	_	-	V	<i>IOH</i> = -1.0 mA
Output high voltage	V _{OH2}	V _{CC} -0.7	-		V	<i>I_{OH}</i> = -100 μA

 V_{IL} min = -1.0V for pulse width ≤ 50 ns. Notes:

*1. min --1.07 for pulse which ≥ 30ns.
 *2. V_{IH} max = V_{CC} + 1.5V for pulse width ≤ 20ns.
 If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.
 *3. Only defined for DC function test. V_{IL} max = 0.45V, V_{IH} min = 2.4V for AC function test.

AC Characteristics (Ta = 0 to 70° C, $V_{CC} = 5$ V $\pm 10\%$, $V_{PP} = V_{CC}$)

Test condition

 Input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 10ns Output load: 1 TTL Gate + 100pF

Reference Ivels for measuring timing: Inputs; 0.8V and 2.0V

Outputs; 0.8V and 2.0V


		HN27C256 AG-10		HN27C256AG-12		HN27C256AG-15		Unit	Test Conditions
Parameter	Symbol	Min	Max	Min	Max	Min	Max		
Address to output delay	^t ACC	_	100		120	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	†CE	-	100		120	_	150	ns	OE = V _{IL}
OE to output delay	^t OE	_	60	_	60	-	70	ns	CE = V _{IL}
OE high to output float	^t DF	0	35	0	40	0	50	ns	$\overline{CE} = V_{IL}$
Address to output hold	†OH	5	_	5		5	_	ns	$\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$

Note: IDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

HITACHI/ LOGIC/ARRAYS/MEM

Read Timing Waveform


HN27C256AG Series



Programming Operation

Fast High-Reliability Programming

This device can be applied the Fast High-Reliability Programming Algorithm shown in following flowchart. This algorithm offers both faster programming time and high reliability data retension. A theoretical programming time (except brank checking and verifying time) is one-tenth of conventional high performance programming algorithm's. Regarding the model and software version of the programmers available this algorithm, please contact programmer maker.



PPE D ■ 4496203 0022079 713 **■**HIT2

HITACHI/ LOGIC/ARRAYS/MEM-

HN27C256AG Series

DC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI		-	2	μА	$Vin = 0V \text{ to } V_{CC}$
Vpp supply current	Ipp	_	_	30	mA	$\overline{\text{CE}} = V_{IL}$
Operating V _{CC} current	I _{CC}	-		30	mA	
Input low level	V _{IL}	-0.1*5	-	0.8	V	
Input high level	v_{IH}	2.2	_	V _{CC} +0.5 *6	V	
Output low voltage during verity	VOL	-	_	0.45	V	IOL = 2.1 mA
Output high voltage during verify	V _{OH}	2.4	_	_	V	<i>I_{OH}</i> = -400 μA

Notes: 1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

- 2. VPP must not exceed 13.5V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while Vpp = 12.5V.
- 4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V or 12.5V to V_{IL} when CE = Low. 5. V_{IL} min = -0.6V for pulse width \leq 20ns.
- 6. If VIH is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics ($Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$)

Test Conditions

OE to output float delay

input pulse levels: 0.45V to 2.4V Input rise and fall times: ≤ 20ns

Reference levels for measuring timing: Inputs; 0.8V and 2.0V

	Outputs				
Parameter	Symbol	Min	Тур	Max	Unit
Address setup time	^t AS	2	_	_	μs
OE setup time	tOES	2	-	-	μs
Data setup time	†DS	2	_	_	# 5
Address hold time	[†] AH	0	_	_	μs
Data hold time	^t DH	2	-	_	μs
Vpp setup time	t VPS	2	-	-	μs
V _{CC} setup time	tVCS	2	_		μs
CE initial programming pulth width	tPW	0.19	0.20	0.21	ms
CE overprogramming pulse width	tOPW*1	0.19		5.25	ms
Data valid from OE	^t OE	0		150	ns

Notes: 1. Refer to the Fast High-Reliability Programming Fowchart for topw.

2. tpF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

130


ns

 tDF^{*2}

HN27C256AG Series

HITACHI/ LOGIC/ARRAYS/MEM


Fast High-Reliability Programming Timing Waveform



High Performance Programming

This device can be applied the high performance programming algorithm shown in following flow-chart. This algorithm is as same as our 256-kbit EPROM series so existing programmers can be used

with this device. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



4496203 0022081 371 HITZ

HITACHI/ LOGIC/ARRAYS/MEM

HN27C256AG Series

DC Characteristics ($Ta = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	I_{LI}	_	-	2	μА	$Vin = 0V \text{ to } V_{CC}$
Vpp supply current	Ipp	_	_	30	mA	CE = V _{IL}
Operating VCC current	^I CC	_	_	30	mΑ	
Input low level	v_{IL}	-0.1*5	-	0.8	v	
Input high level	v_{IH}	2.2	_	VCC+0.5*6	v	
Output low voltage during verify	VOL	_	_	0.45	v	I _{OL} = 2.1 mA
Output high voltage during verify	V _{OH}	2.4	-	_	v	<i>I_{OH}</i> = -400 μA

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

2. VPP must not exceed 13.5V including overshoot.

3. An influence may be had upon device reliability if the device is installed or removed while Vpp = 12.5V.

4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when \overline{CE} = Low. 5. V_{IL} min = -0.6V for pulse width \leq 20ns.

6. If V_{IH} is over the specified maximum value, programming operation, cannot be guaranteed.

AC Characteristics (Ta = 25°C ± 5 °C, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$)

Test Conditions

input pulse levels: 0.45V to 2.4V Input rise and fall times: ≦ 20ns

Reference levels for measuring timing: 0.8V and 2.0V Inputs:

Outputs; 0.8V and 2.0V


Parameter	Symbol	Min	Тур	Max	Unit
Address setup time	^t AS	2	_	-	μs
ŌĒ setup time	^t OES	2	_	_	μs
Data setup time	^t DS	2		_	μs
Address hold time	t _A H	0			μs
Data hold time	^t DH	2	_	_	μs
Vpp setup time	tVPS	2	-	-	μs
V _{CC} setup time	tVCS	2		_	μs
CE initial programming pulth width	tpw	0.95	1.0	1.05	ms
CE overprogramming pulse width	tOPW*1	2.85	-	78.75	ms
Data valid from OE	†OE	0	-	150	ns
OE to output float delay	t _{DF} *2	-	_	130	ns

Notes: 1. Refer to the high performance programming flowchart for topw.

2. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

HITACHI/ LOGIC/ARRAYS/MEM

High Performance Programming Timing Waveform



Erase

Erasure of HN27C256AG is performed by exposure to ultraviolet light of 2537 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W-sec/cm².

Mode Description

Device Identifier Mode

Programming condition of EPROM is various according to EPROM manufacturers and device types. It may cause miss operation. To countermeasure it, some EPROMs provide maker identifier code. Users can write EPROM by reading out write condition coded before shipped. Some commercial programmers can set write condition by recognizing this code. This function enables effective program. Regarding commercial programmers that can recognize this device's identifier code, please contact programmer maker.

HN27C256AG Series Identifier Code

Identifier	A0 (10)	I/O7 (19)	I/O6 (18)	I/O5 (17)	I/O4 (16)	I/O3 (15)	I/O2 (13)	I/O1 (12)	I/O0 (11)	Hex Data
Manufacturer code	v_{IL}	Ō	0	0	0	0	1	1	1	07
Device code	V _{IH}	0	0	1	1	0	0	0	1	31

Notes: 1. $A9 = 12.0V \pm 0.5V$.

^{2.} A1 - A8, A10 - A14, \overline{CE} , $\overline{OE} = V_{IL}$.