

HN27C4001 Series

4M (512K x 8-bit) UV and OTP EPROM

■ DESCRIPTION

The Hitachi HN27C4001 is a 4-Megabit Ultraviolet Erasable and One-Time Programmable Electrically Programmable Read Only Memory organized as 524,288 x 8-bits.

The HN27C4001 features fast address access times of 100, 120 and 150 ns and low power dissipation. This combination makes the HN27C4001 suitable for high speed 16 and 32-bit microcomputer systems. The HN27C4001 offers high speed programming using page programming mode.

Hitachi's HN27C4001 is offered in JEDEC-Standard Byte-Wide EPROM pinouts in 32-pin Ceramic DIP. This allows socket replacement with Mask ROMs and Flash Memory. The HN27C4001 is also available in 32-lead Plastic TSOP packages with both standard and reverse bend leads.


The Ceramic DIP package is erasable by exposure to Ultraviolet light. The TSOP packaged device is One-Time Programmable and once programmed, can not be rewritten.

■ FEATURES

- Fast Access Times:
100 ns/120 ns/150 ns (max)
- Single Power Supply:
 $V_{CC} = 5\text{ V} \pm 10\%$
- Low Power Dissipation:
Active Mode: 35 mW/MHz (typ)
Standby Mode: 5 μW (max)
- High Speed Page and Word Programming:
Page Programming Time: 3.5 sec (min)
- Programming Power Supply:
 $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$
- Pin Arrangement:
JEDEC Standard Byte-Wide EPROM
Mask ROM and Flash Memory Compatible
- Packages:
32-pin Ceramic DIP
32-lead Plastic TSOP (Type II)


■ ORDERING INFORMATION

Type No.	Access Time	Package
HN27C4001G-10	100 ns	32-pin Ceramic DIP (DG-32)
HN27C4001G-12	120 ns	
HN27C4001G-15	150 ns	
HN27C4001TT-12	120 ns	32-lead Plastic TSOP (TFP-32D)
HN27C4001TT-15	150 ns	
HN27C4001RR-12	120 ns	32-lead Plastic TSOP (TFP-32D) Reverse bend
HN27C4001RR-15	150 ns	



HN27C4001 Series

PIN ARRANGEMENT



PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₈	Address
I/O ₀ - I/O ₇	Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
V _{CC}	Power Supply
V _{PP}	Programming Supply
V _{SS}	Ground


4496203 0025465 524

HITACHI

4-110

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

■ BLOCK DIAGRAM



■ MODE SELECTION

Mode	V_{PP}	V_{CC}	$\overline{CE}$	$\overline{OE}$	A_9	I/O
Read	$V_{SS}-V_{CC}$	V_{CC}	V_{IL}	V_{IL}	X ¹	D_{OUT}
Output Disable	$V_{SS}-V_{CC}$	V_{CC}	V_{IL}	V_{IH}	X	High-Z
Standby	$V_{SS}-V_{CC}$	V_{CC}	V_{IH}	X	X	High-Z
Page Prog.	Page Prog. Set	V_{PP}	V_{CC}	V_{IH}	V_H ²	High-Z
	Page Data Latch	V_{PP}	V_{CC}	V_{IL}	V_H	D_{IN}
	Page Program	V_{PP}	V_{CC}	V_{IL}	V_{IH}	High-Z
	Page Prog. Verify	V_{PP}	V_{CC}	V_{IH}	V_{IL}	D_{OUT}
	Page Prog. Reset	V_{CC}	V_{CC}	V_{IH}	V_{IH}	High-Z
Word Prog.	Program	V_{PP}	V_{CC}	V_{IL}	V_{IH}	D_{IN}
	Program Verify	V_{PP}	V_{CC}	V_{IH}	V_{IL}	D_{OUT}
	Optional Verify	V_{PP}	V_{CC}	V_{IL}	V_{IL}	D_{OUT}
	Program Inhibit	V_{PP}	V_{CC}	V_{IH}	V_{IH}	High-Z
Identifier	$V_{SS}-V_{CC}$	V_{CC}	V_{IL}	V_{IL}	V_H	ID

- Notes: 1. X = Don't Care. $V_{PP} = 0\text{ V to }V_{CC}$.
 2. $11.5\text{ V} \leq V_H \leq 12.5\text{ V}$

■ 4496203 0025466 460 ■

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

4-111

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V_{CC}	-0.6 to +7.0	V
Programming Voltage ¹	V_{PP}	-0.6 to +13.5	V
All Input and Output Voltage ^{1,2}	V_{IN}, V_{OUT}	-0.6 to +7.0	V
A_0 and $\overline{OE}$ Voltage ²	V_{ID}	-0.6 to +13.0	V
Operating Temperature Range	T_{OPR}	0 to +70	°C
Storage Temperature Range ³	T_{STG}	-65 to +125 ⁴ -55 to +125 ⁵	°C
Storage Temperature Under Bias	T_{BIAS}	-20 to +80 ⁴ -10 to +80 ⁵	°C

- Notes: 1. Relative to V_{SS} .
 2. V_{IN} , V_{OUT} , and V_{ID} min = -2.0V for pulse width ≤ 20 ns.
 3. Device storage temperature range before programming.
 4. HN27C4001G.
 5. HN27C4001TT and HN27C4001RR.

■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Capacitance	C_{IN}	-	-	12	pF	$V_{IN} = 0\text{V}$
Output Capacitance	C_{OUT}	-	-	20	pF	$V_{OUT} = 0\text{V}$

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5\text{V} \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	-	2	μA	$V_{IN} = 5.5\text{V}$
Output Leakage Current	I_{LO}	-	-	2	μA	$V_{OUT} = 5.5\text{V}/0.45\text{V}$
Operating V_{CC} Current	I_{CC1}	-	-	30	mA	$I_{OUT} = 0\text{mA}$, $f = 1\text{MHz}$
	I_{CC2}	-	-	100 ³ 90 ⁴	mA	$I_{OUT} = 0\text{mA}$, $f = 10\text{MHz}$ $I_{OUT} = 0\text{mA}$, $f = 8.4\text{MHz}$
Standby V_{CC} Current	I_{SB1}	-	-	1	mA	$\overline{CE} = V_{IH}$
	I_{SB2}	-	1	20	μA	$\overline{CE} = V_{CC} \pm 0.3\text{V}$
V_{PP} Current	I_{PP1}	-	1	20	μA	$V_{PP} = 5.5\text{V}$
Input Voltage	V_{IH}	2.2	-	$V_{CC} + 1$ ²	V	
	V_{IL}	-0.3 ¹	-	0.8	V	
Output Voltage	V_{OH}	2.4	-	-	V	$I_{OH} = -400\mu\text{A}$
	V_{OL}	-	-	0.45	V	$I_{OL} = 2.1\text{mA}$

- Notes: 1. V_{IL} min = -1.0 V for pulse width ≤ 50 ns.
 V_{IL} min = -2.0 V for pulse width ≤ 20 ns.
 2. V_{IH} max = $V_{CC} + 1.5\text{V}$ for pulse width ≤ 20 ns.
 If V_{IH} is over the specified maximum value, Read operation can not be guaranteed.
 3. HN27C4001G.
 4. HN27C4001TT and HN27C4001RR.

■ 4496203 0025467 3T7 ■

HITACHI

4-112

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to 70°C)


Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V/2.0 V

Item	Symbol	HN27C4001-10		HN27C4001-12		HN27C4001-15		Unit	Test Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
Address Access Time	t_{ACC}	-	100	-	120	-	150	ns	$\overline{CE} = \overline{OE} = V_{IL}$
Chip Enable Access Time	t_{CE}	-	100	-	120	-	150	ns	$\overline{OE} = V_{IL}$
Output Enable Access Time	t_{OE}	-	60	-	60	-	70	ns	$\overline{CE} = V_{IL}$
Output Disable to High-Z ¹	t_{DF}	0	35	0	40	0	50	ns	$\overline{CE} = V_{IL}$
Output Hold to Address Change	t_{OH}	5	-	5	-	5	-	ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.

■ READ TIMING WAVEFORM



(TD.R.HN27C4001)

■ DC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS
 $(V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}, V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}, T_a = 25\text{ }^{\circ}\text{C} \pm 5\text{ }^{\circ}\text{C})$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	-	2	μA	$V_{IN} = 6.5\text{ V}/0.45\text{ V}$
Operating V_{CC} Current	I_{CC}	-	-	50	mA	
Operating V_{PP} Current	I_{PP}	-	-	70	mA	$\overline{CE} = V_{IL}$
Input Voltage ³	V_{IH}	2.2	-	$V_{CC} + .5$ ⁶	V	
	V_{IL}	- 0.1 ⁵	-	0.8	V	
	V_H	11.5	12.0	12.5	V	
Output Voltage	V_{OH}	2.4	-	-	V	$I_{OH} = -400\text{ }\mu\text{A}$
	V_{OL}	-	-	0.45	V	$I_{OH} = 2.1\text{ mA}$

- Notes:
1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .
 2. V_{PP} must not exceed 13 V, including overshoot.
 3. Device reliability may be adversely affected if the device is installed or removed while $V_{PP} = 12.5\text{ V}$.
 4. Do not change V_{PP} from V_{IL} to 12.5 V or 12.5 V to V_{IL} when $\overline{CE} = \text{low}$.
 5. V_{IL} min = -0.6 V for pulse width $\leq 20\text{ ns}$.
 6. If V_{IH} is over the specified maximum value, programming operation can not be guaranteed.

4496203 0025469 17T

HITACHI

■ **AC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS**

($V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$)

Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: $\leq 20 \text{ ns}$
- Reference levels for measuring timing: 0.8 V / 2.0V


Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Address Setup Time	t_{AS}	2	-	-	μs	
Address Hold Time	t_{AH}	0	-	-	μs	
Data Setup Time	t_{DS}	2	-	-	μs	
Data Hold Time	t_{DH}	2	-	-	μs	
Chip Enable Setup Time	t_{CES}	2	-	-	μs	
V_{PP} Setup Time	t_{VPS}	2	-	-	μs	
V_{CC} Setup Time	t_{VCS}	2	-	-	μs	
Output Enable Setup Time	t_{OES}	2	-	-	μs	
Output Disable Time	t_{DF}	0	-	130	ns	
Programming Pulse Width	t_{PW}	47.5	50.0	52.5	μs	
Data Valid from Output Enable Time	t_{OE}	0	-	150	ns	
Chip Enable Pulse Width During Data Latch	t_{LW}	1	-	-	μs	
Output Enable = V_H Setup Time	t_{OHS}	2	-	-	μs	
Output Enable = V_H Hold Time	t_{OHH}	2	-	-	μs	
Output Enable Hold Time	t_{OEH}	2	-	-	μs	
V_{PP} Hold Time	t_{VRS}	1	-	-	μs	
Page Programming Reset Time	t_{VLW}	1	-	-	μs	

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.

■ PAGE PROGRAMMING FLOWCHART


The Hitachi HN27C4001 can be programmed with the high performance Page Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.

- Note:
1. To set the device into Page Programming, apply 12.5 V to V_{PP} then followed by applying 12 V to $\overline{OE}$. The device operates in Page Program Mode until reset.
 2. To reset the Page Program Mode, set $V_{PP} = V_{CC}$ or less.



(FC.PP.HN27C4001)


■ PAGE PROGRAMMING TIMING WAVEFORM



(TD_PP_HN27C4001)

■ BYTE PROGRAMMING FLOWCHART


The Hitachi HN27C4096H can be programmed with the high performance Byte Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.



(FC.P.HN27C4001)

4496203 0025473 6T0 ■ HITACHI

■ BYTE PROGRAMMING TIMING WAVEFORM




(TD.P.HN27C4001)

■ OPTIONAL PAGE PROGRAMMING FLOWCHART

The Hitachi HN27C4001 can be programmed with the high performance Optional Page Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.

This programming algorithm is a combination of Page Programming and Byte Verify. It can be used to avoid the increased programming verify time when a programmer with a slower machine cycle is used and shorten the total programming time.

Please refer to the timing specifications for page programming and byte programming.




(FC.OPP.HN27C4001)

4496203 0025475 473

HITACHI

■ OPTIONAL PAGE PROGRAMMING TIMING WAVEFORM



(TD.OPP.HN27C4001)

■ ERASING THE HN27C4001

The Hitachi HN27C4001 Ceramic DIP package allows the device to be erased by exposure to ultraviolet light of 2537Å. All of the data is changed to "1" after this erasure procedure. The minimum integrated dose (UV intensity x exposure time) for erasure is 15 W-sec/cm².

■ DEVICE IDENTIFIER MODE DESCRIPTION

The Device Identifier Mode allows binary codes to be read from the outputs that identify the manufacturer and the type of device. Using this mode with programming equipment, the device will automatically match its own erase and programming algorithm.


■ HN27C4001 SERIES IDENTIFIER CODE

Identifier	A ₀	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Hex Data
Manufacturer Code	V _{IL}	0	0	0	0	0	1	1	1	07
Device Code	V _{IH}	0	0	1	0	0	0	0	0	20

- Notes:
1. V_{CC} = 5.0 V ± 10%
 2. A₉ = 12.0 V ± 0.5V
 3. A₁-A₈, A₁₀-A₁₈, $\overline{CE}$, $\overline{OE}$ = V_{IL}
 4. X = Don't Care

■ HN27C4001TT/RR RECOMMENDED SCREENING CONDITIONS

Before mounting the HN27C4001TT/RR packages, please make the following screening (baking without bias) shown below:



(RSC.EPROM)