128M AND type Flash Memory More than 16,057-sector  $(67,824,768-bit) \times 2$ 

# **HITACHI**

ADE-203-944A (Z) Rev. 1.0 Dec. 18, 1998

### **Description**

The Hitachi HN29W12814A Series is stacked 2 chips Hitachi 64-Mbit Flash memory (HN29W6411A) that are CMOS Flash Memory with AND type memory cells. It has fully automatic programming and erase capabilities with a single 3.3 V and 5 V power supply. The functions are compatible with HN29W6411A Series and controlled by simple external commands. To fit the I/O card applications, the unit of programming and erase is as small as (512 + 16) bytes. Initial available sectors of HN29W12814A are more than 32,114 (98% of all sector address).

#### **Features**


- On-board single power supply ( $V_{CC}$ ):  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$
- Organization
  - AND Flash Memory: (512 + 16) bytes  $\times$  (More than 16,057 sectors)  $\times$  2
  - Data register: (512 + 16) bytes
- Automatic programming
  - Sector program time: 0.3 ms (typ)
  - Address, data latch function
  - Internal automatic program verify function
  - Status data polling function
- Automatic erase
  - Single sector erase time: 0.8 ms (typ)
  - Block erase time: 0.8 ms (typ)
  - System bus free
  - Internal automatic erase verify function
  - Status data polling function

- Erase mode
  - Single sector erase ((512 + 16) byte unit)
  - Block erase ((4096 + 128) byte unit)
- Fast serial read access time:
  - First access time: 5 μs (max)
  - Serial access time: 50 ns (max)
- Low power dissipation:
  - $I_{CC} = 100 \text{ mA (max) (Read) (}V_{CC} = 3.3 \text{ V)}$
  - $I_{CC} = 140 \text{ mA (max) (Read) (}V_{CC} = 5 \text{ V)}$
  - $I_{CC} = 100 \,\mu\text{A} \,(\text{max}) \,(\text{Standby}) \,(V_{CC} = 3.3 \,\text{V})$
  - $I_{CC} = 200 \,\mu\text{A} \,(\text{max}) \,(\text{Standby}) \,(V_{CC} = 5 \,\text{V})$
  - I<sub>CC</sub> = 80 mA (max) (Erase/Program) (V<sub>CC</sub> = 3.3 V)
  - I<sub>CC</sub> = 120 mA (max) (Erase/Program) (V<sub>CC</sub> = 5 V)
  - -- I<sub>CC</sub> = 10  $\mu$ A (max) (Deep standby) (V<sub>CC</sub> = 3.3 V)
  - I<sub>CC</sub> = 20  $\mu$ A (max) (Deep standby) (V<sub>CC</sub> = 5 V)
- Error correction (more than 1 bit error correction per each sector read) is required for data reliability.

# **Ordering Information**

Type No.	Available sector	Package
HN29W12814ATT-50	More than 32,114 sectors	$12.7 \times 19.68 \text{ mm}^2 0.8 \text{ mm pitch}$ 48-pin plastic TSOP II (TTP-48/40DA)

# Pin Arrangement




# **Pin Description**

Pin name	Function
I/O0 to I/O7	Input/output
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
CDE	Command data enable
V <sub>cc</sub> *1	Power supply
V <sub>ss</sub> *1	Ground
RDY/Busy	Ready/Busy
RES	Reset
SC	Serial clock
NC	No connection

Note: 1. All  $V_{cc}$  and  $V_{ss}$  pins should be connected to a common power supply and a ground, respectively.


4

# **Block Diagram**



5

### **Memory Map and Address**



Notes: 1. Some failed sectors may exist in the device. The failed sectors can be recognized by reading the sector valid data written in a part of the column address 200 to 205. The sector valid data must be read and kept outside of the sector before the sector erase. When the sector is programmed, the sector valid data should be written back to the sector.

2. An  $\times$  means "Don't care". The pin level can be set to either  $V_{IL}$  or  $V_{IH}$ , referred to DC characteristics.

### **Mode Selection**

Mode	CE	ΘE	WE	SC	RES	CDE	$R/\overline{B}^{*3}$	I/O0 to I/O7
Deep standby	×* <sup>4</sup>	×	×	×	$V_{ILR}$	×	$V_{\text{OH}}$	High-Z
Standby	V <sub>IH</sub>	×	×	×	VIHR	×	$V_{\text{OH}}$	High-Z
Output disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	×	V <sub>IHR</sub>	×	V <sub>oH</sub>	High-Z
Status register read*1	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	V <sub>IHR</sub>	×	$V_{\text{OH}}$	Status register outputs
Command write*2	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	VIHR	V <sub>IL</sub>	V <sub>OH</sub>	Din

- Notes: 1. Default mode after the power on is the status register read mode (refer to status transition). From I/O0 to I/O7 pins output the status, when  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$  (conventional read operation condition).
  - 2. Refer to the command definition. Data can be read, programmed and erased after commands are written in this mode.
  - 3. The RDY/ $\overline{\text{Busy}}$  bus should be pulled up to  $V_{\text{cc}}$  to maintain the  $V_{\text{oH}}$  level while the RDY/ $\overline{\text{Busy}}$  pin outputs a high impedance.
  - 4. An  $\times$  means "Don't care". The pin level can be set to either  $V_{\text{IL}}$  or  $V_{\text{IH}}$  referred to DC characteristics.

### Command Definition\*1,2

			First bus	cycle	Second b	us cyc	ele	Third bus	cycle	Fourth bus	cycle
Command		Bus cycles	Operation mode*3	Data in	Operation mode	Data in	Data out	Operation mode*3	Data in	Operation mode	Data in
Serial read (1)	)	3	Write	00H	Write	SA (1)*	4	Write	SA (2)*	1	
Serial read (2)	)	3	Write	F0H	Write	SA (1)*	4	Write	SA (2)*	1	
Read identifier codes		1	Write	90H	Read		ID* <sup>7,8</sup>				
Auto erase	Single sector	4	Write	20H	Write	SA (1)*	4	Write	SA (2)*	<b>W</b> rite	B0H*10
	Block	4	Write	7FH	Write	BA (1)*	5	Write	BA (2)*	Write	B0H*10
Auto program	Program (1)*6	4	Write	10H	Write	SA (1)*	4	Write	SA (2)*	Write	40H <sup>110,11</sup>
	Program (2)*9	4	Write	1FH	Write	SA (1)*	4	Write	SA (2)*	Write	40H <sup>10,11</sup>
	Program (3) (Control bytes)*6	4	Write	0FH	Write	SA (1)*	4	Write	SA (2)*	Write	40 H <sup>1 0,11</sup>
Erase verify		4	Write	A0H	Write	SA (1)*	4	Write	SA (2)*	<sup>1</sup> Write	A0H
Reset		1	Write	FFH							
Read status register		1	Write	70H	Read		SRD*	7			
Clear status register		1	Write	50H							

Notes: 1. Commands and sector address are latched at rising edge of WE pulses. Program data is latched at rising edge of SC pulses.

- 2. The chip is in the read status register mode when  $\overline{RES}$  is set to  $V_{IHR}$  first time after the power up.
- 3. Refer to the command read and write mode in mode selection.
- 4. SA (1) = Sector address (A0 to A7), SA (2) = Sector address (A8 to A13).
- 5. BA (1) = Block address (A3 to A7), BA (2) = Block address (A8 to A13). Address inputs of A0 to A2 are not necessary.
- 6. By using program (1) and (3), data can additionally be programmed maximum 15 times for each sector before erase.
- 7. ID = Identifier code; Manufacturer code (07H), Device code (92H). SRD = Status register data.
- 8. The manufacturer identifier code is output when  $\overline{\text{CDE}}$  is low and the device identifier code is output when  $\overline{\text{CDE}}$  is high.
- 9. Before program (2) operations, data in the programmed sector must be erased.
- 10. No commands can be written during auto program and erase (when the RDY/ $\overline{\text{Busy}}$  pin outputs a  $V_{\text{ol}}$ ).
- 11. The fourth cycle of the auto program comes after the program data input is complete.

### **Mode Description**

#### Read

**Serial Read (1):** Memory data D0 to D527 in the sector of address SA is sequentially read. The mode turns back to the status register read mode at any time when  $\overline{CE}$  is reset. Output data is not valid after the number of the SC pulse exceeds 528.

**Serial Read (2):** Memory data D512 to D527 in the sector of address SA is sequentially read. The mode turns back to the status register read mode at any time when  $\overline{CE}$  is reset. Output data is not valid after the number of the SC pulse exceeds 16.

#### **Automatic Erase**

**Single Sector Erase:** Memory data D0 to D527 in the sector of address SA is erased automatically by internal control circuits. After the sector erase starts, the erasure completion can be checked through the RDY/Busy signal and status data polling. All the bits in the sector are "1" after the erase. The sector valid data stored in a part of memory data D512 to D527 must be read and kept outside of the sector before the sector erase.


**Block Erase:** Memory data D0 to D527 in the 8 sectors of block address BA is erased automatically by internal control circuits. After the block erase starts, the erasure completion can be checked through the RDY/Busy signal and status data polling. All the bits in the sectors are "1" after the erase. The sector valid data stored in a part of memory data D512 to D527 must be read and kept outside of the sectors before the sector erase.

#### **Automatic Program**

**Program (1):** Program data PD0 to PD527 is programmed into the sector of address SA automatically by internal control circuits. By using program (1), data can additionally be programmed 15 times for each sector before the following erase. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector valid data should be included in the program data PD512 to PD527.

**Program (2):** Program data PD0 to PD527 is programmed into the sector of address SA automatically by internal control circuits. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector must be erased before programming. The sector valid data should be included in the program data PD512 to PD527.

**Program (3):** Program data PD512 to PD527 is programmed into the sector of address SA automatically by internal control circuits. By using program (3), data can additionally be programmed 15 times for each sector before the following erase. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed.



### **Erase Verify**

In the erase verify mode, I/O3 pin outputs a  $V_{\rm OL}$  level if data in the selected sector are all "1". Otherwise, the I/O3 pin outputs a  $V_{\rm OH}$  level .

#### **Status Register Read**

In the status register read mode, I/O pins output the same operation status as in the status data polling defined in the function description.

#### **Identifier Read**

The manufacturer and device identifier code can be read in the identifier read mode. The manufacturer and device identifier code is selected with  $\overline{\text{CDE}}$  low and high, respectively.

10

### **Function Description**

**Status Register:** The HN29W12814A outputs the operation status data as follows: I/O7 pin outputs a  $V_{OL}$  to indicate that the memory is in either erase or program operation. The level of I/O7 pin turns to a  $V_{OH}$  when the operation finishes. I/O5 and I/O4 pins output  $V_{OL}$ s to indicate that the erase and program operations complete in a finite time, respectively. If these pins output  $V_{OH}$ s, it indicates that these operations have timed out. To execute other erase and program operation, the status data must be cleared after a time out occurs. I/O3 pin outputs a  $V_{OL}$  to indicate that the result of the erase verify is a "pass". If the erase verify fails, I/O3 pin outputs a  $V_{OH}$ . From I/O0 to I/O2 and I/O6 pins are reserved for future use. The pins output  $V_{OL}$ s and should be masked out during the status data read mode. The function of the status register is summarized in the following table.

I/O	Flag definition	Definition
I/O7	Ready/Busy	V <sub>OH</sub> = Ready, V <sub>OL</sub> = Busy
I/O6	Reserved	Outputs a V <sub>oL</sub> and should be masked out during the status data poling mode.
I/O5	Erase check	$V_{OH} = Fail, V_{OL} = Pass$
I/O4	Program check	V <sub>OH</sub> = Fail, V <sub>OL</sub> = Pass
I/O3	Erase verify	V <sub>OH</sub> = Fail (not erased), V <sub>OL</sub> = Pass (erased)
I/O2	Reserved	Outputs a V <sub>oL</sub> and should be masked out during the status data poling mode.
I/O1	Reserved	
I/O0	Reserved	

**RDY/Busy:** The RDY/Busy signal also indicates the program/erase status of the flash memory. The RDY/Busy signal is initially at a high impedance state. It turns to a  $V_{\text{OL}}$  level after the fourth command for either an erase or programming operation is input. After the erase or programming operation finishes, the RDY/Busy signal turns back to the high impedance state.

 $\overline{WE}$ : Commands and address are latched at the rising edge of  $\overline{WE}$ .


SC: Programming data is latched at the rising edge of SC.

CDE: Commands and data are latched when CDE is V<sub>II</sub>, and Address is latched when CDE is V<sub>III</sub>.


 $\overline{\text{RES}}$ :  $\overline{\text{RES}}$  pin must be kept at the  $V_{\text{ILR}}$  ( $V_{\text{SS}} \pm 0.2 \text{ V}$ ) level when  $V_{\text{CC}}$  is turned on and off. In this way, data in the memory is protected against unintentional erase and programming.  $\overline{\text{RES}}$  must be kept at the  $V_{\text{IHR}}$  ( $V_{\text{CC}} \pm 0.2 \text{ V}$ ) level during any operations such as programming, erase and read.

# Command/Address/Data Input Sequence

### Serial Read (1) (2)



#### **Single Sector Erase**




#### **Block Erase**




12


#### Program (1)




### Program (2)




#### Program (3)




### **Erase Verify Mode**



#### **ID Read Mode**




#### **Status Register Read Mode**



14

#### **Status Transition**



15

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Notes
V <sub>cc</sub> voltage	V <sub>cc</sub>	<b>−0</b> .6 to +7	٧	1
All input and output voltages	Vin, Vout	-0.6 to +7	٧	1, 2
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range	Tstg	-65 to +125	°C	3
Storage temperature under bias	Tbias	-10 to +80	°C	

Notes: 1. Relative to V<sub>ss</sub>.

2. Vin, Vout = -2.0 V for pulse width  $\leq 20$  ns.

3. Device storage temperature range before programming.

# **Capacitance** (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_	_	6	рF	Vin = 0 V
Output capacitance	Cout	_	_	12	рF	Vout = 0 V

# **DC Characteristics-1** ( $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	Vout = V <sub>ss</sub> to V <sub>cc</sub>
Standby V <sub>cc</sub> current	I <sub>SB1</sub>	_	0.6	2	mA	CE = V <sub>IH</sub>
	I <sub>SB2</sub>	_	60	100	μА	$ \frac{\overline{CE} = V_{CC} \pm 0.2 \text{ V},}{\overline{RES} = V_{CC} \pm 0.2 \text{V}} $
Deep standby V <sub>cc</sub> current	I <sub>SB3</sub>	_	2	10	μΑ	$\overline{\text{RES}} = V_{\text{SS}} \pm 0.2V$
Operating V <sub>cc</sub> current	I <sub>CC1</sub>	_	_	50	mA	lout = 0 mA, f = 0.2 MHz
	I <sub>CC2</sub>	_	60	100	mA	lout = 0 mA, f = 20 MHz
Operating V <sub>cc</sub> current (Program)	I <sub>CC3</sub>	_	_	80	mA	In programming
Operating V <sub>cc</sub> current (Erase)	I <sub>CC4</sub>	_	_	80	mA	In erase
Input voltage	V <sub>IL</sub>	-0.3* <sup>1, 2</sup>	_	8.0	٧	
	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.3*3	٧	
Input voltage (RES pin)	V <sub>ILR</sub>	-0.2	_	0.2	٧	
	V <sub>IHR</sub>	V <sub>cc</sub> - 0.2	_	V <sub>CC</sub> + 0.2	٧	
Output voltage	V <sub>OL</sub>		_	0.4	٧	I <sub>OL</sub> = 2 mA
	V <sub>OH</sub>	2.4	_	_	٧	I <sub>OH</sub> = -2 mA

Notes: 1.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns in the read operation.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  20 ns in the read operation.

<sup>2.</sup>  $V_{\text{IL}}$  min = -0.6 V for pulse width  $\leq$  20 ns in the erase/data programming operation.

<sup>3.</sup>  $V_{IH}$  max =  $V_{CC}$  + 1.5 V for pulse width  $\leq$  20 ns. If  $V_{IH}$  is over the specified maximum value, the operations are not guaranteed.

# **DC Characteristics-2** ( $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>u</sub>	_	_	2	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	Vout = $V_{SS}$ to $V_{CC}$
Standby V <sub>cc</sub> current	I <sub>SB2</sub>	_	_	200	μΑ	$\overline{CE} = V_{CC} \pm 0.2 \text{ V},$ $\overline{RES} = V_{CC} \pm 0.2 \text{V}$
Deep standby V <sub>cc</sub> current	I <sub>SB3</sub>	_	_	20	μА	$\overline{\text{RES}} = V_{SS} \pm 0.2V$
Operating V <sub>cc</sub> current	I <sub>CC1</sub>	_	_	100	mA	lout = 0 mA, f = 0.2 MHz
	I <sub>CC2</sub>	_	_	140	mA	lout = 0 mA, f = 20 MHz
Operating V <sub>cc</sub> current (Program)	I <sub>CC3</sub>	_	_	120	mA	In programming
Operating V <sub>cc</sub> current (Erase)	I <sub>CC4</sub>	_	_	120	mA	In erase
Input voltage	V <sub>IL</sub>	-0.3* <sup>1, 2</sup>	_	0.2	٧	
	V <sub>IH</sub>	V <sub>CC</sub> - 0.2	_	V <sub>CC</sub> + 0.3*3	V	
Input voltage (RES pin)	$V_{\scriptscriptstyle \rm ILR}$	-0.2	_	0.2	V	
	VIHR	$V_{\rm CC}-0.2$	_	$V_{CC}$ + 0.2	V	
Output voltage	V <sub>oL</sub>	_	_	0.4	V	I <sub>oL</sub> = 2 mA
	V <sub>OH</sub>	2.4	_		V	I <sub>OH</sub> = -2 mA

Notes: 1.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns in the read operation.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  20 ns in the read operation.

- 2.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns in the erase/data programming operation.
- 3.  $V_{IH}$  max =  $V_{CC}$  + 1.5 V for pulse width  $\leq$  20 ns. If  $V_{IH}$  is over the specified maximum value, the operations are not guaranteed.

# **AC Characteristics** ( $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V/V}_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Test Conditions-1 ( $V_{CC}$  = 3.3 V  $\pm$  0.3 V)

- Input pulse levels: 0.4 V/2.4 V
- Input rise and fall time:  $\leq 10 \text{ ns}$
- Output load: 1 TTL gate +50 pF (Including scope and jig.)
- Reference levels for measuring timing: 0.8 V, 1.8 V

#### **Test Conditions-2** ( $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ )

- Input pulse levels:  $0.2 \text{ V/V}_{CC} 0.2 \text{ V}$
- Input rise and fall time:  $\leq 10 \text{ ns}$
- Output load: 1 TTL gate +50 pF (Including scope and jig.)
- Reference levels for measuring timing: 0.8 V, 1.8 V

18

# Power on and off, Serial Read Mode (1) and (2)

Parameter	Symbol	Min	Max	Unit	Test conditions	Note
Write cycle time	t <sub>cwc</sub>	120	_	ns		
Serial clock cycle time	t <sub>scc</sub>	50	_	ns		
CE setup time	t <sub>ces</sub>	0	_	ns		
CE hold time	t <sub>ceh</sub>	0	_	ns		
Write pulse time	t <sub>wP</sub>	60	_	ns	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$	
Write pulse high time	t <sub>wpH</sub>	40	_	ns		
Address setup time	t <sub>AS</sub>	50	_	ns		
Address hold time	t <sub>AH</sub>	10	_	ns		
Data setup time	t <sub>DS</sub>	50	_	ns		
Data hold time	t <sub>DH</sub>	10	_	ns		
SC to output delay	t <sub>sac</sub>	_	50	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	
OE setup time for SC	t <sub>oes</sub>	0	_	ns		
OE low to output low-Z	t <sub>oel</sub>	0	_	ns		
OE setup time before read	t <sub>oeps</sub>	40	_	ns		
OE setup time before command write	t <sub>oews</sub>	0	_	ns		
SC to output hold	t <sub>sH</sub>	15	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$	
OE high to output float	t <sub>DF</sub>	_	40	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	1
WE to SC delay time	t <sub>wsD</sub>	5	_	μs		
RES to CE setup time	t <sub>RP</sub>	1	_	ms		
SC to CE, OE hold time	t <sub>sch</sub>	50	_	ns		
SC pulse width	t <sub>SP</sub>	20	_	ns		
SC pulse low time	t <sub>SPL</sub>	20	_	ns		
SC setup time for CE	t <sub>scs</sub>	0	_	ns		
CDE setup time for WE	t <sub>cos</sub>	0	_	ns		
CDE hold time for WE	t <sub>cdh</sub>	20	_	ns		
V <sub>cc</sub> to RES setup time	t <sub>RES</sub>	1	_	μs	CE = V <sub>IH</sub>	
CE setup time for RES	t <sub>CESR</sub>	1	_	μs		
RDY/Busy undefined for V <sub>cc</sub> off	t <sub>DFP</sub>	0	_	ns		
RES high to device ready	t <sub>BSY</sub>	_	1	ms		
CE pulse high time	t <sub>CPH</sub>	200	_	ns		
CE, WE setup time for RES	t <sub>cwrs</sub>	0	_	ns		
RES to CE, WE hold time	t <sub>cwr</sub> H	0	_	ns		

Note: 1. t<sub>DF</sub> is a time after which the I/O pins become open.

# **Program, Erase and Erase Verify**

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Write cycle time	t <sub>cwc</sub>	120	_	_	ns		
Serial clock cycle time	t <sub>scc</sub>	50	_	_	ns		
CE setup time	t <sub>CES</sub>	0	_	_	ns		
CE hold time	t <sub>CEH</sub>	0	_	_	ns		
Write pulse time	t <sub>wP</sub>	60	_	_	ns	$\overline{CE} = V_{IL},  \overline{OE} = V_{IH}$	
Write pulse high time	t <sub>wpH</sub>	40	_	_	ns		
Address setup time	t <sub>AS</sub>	50	_	_	ns		
Address hold time	t <sub>AH</sub>	10	_	_	ns		
Data setup time	t <sub>DS</sub>	50	_	_	ns		
Data hold time	t <sub>DH</sub>	10	_	_	ns		
OE setup time before command write	t <sub>oews</sub>	0	_	_	ns		
OE setup time before read	t <sub>oeps</sub>	40	_	_	ns		
Time to device busy	t <sub>DB</sub>		_	150	ns		
Auto erase time (Sector)	t <sub>ASE</sub>	_	8.0	20	ms		
Auto erase time (Block)	t <sub>ABE</sub>	_	0.8	20	ms		
Auto program time	t <sub>ASP</sub>	_	0.3	20	ms		
CE pulse high time	t <sub>CPH</sub>	200	_	_	ns		
Write cycle time for control byte program	t <sub>cwcc</sub>	2.5	_	_	μs		
SC pulse width	t <sub>sp</sub>	20	_	_	ns		
SC pulse low time	t <sub>SPL</sub>	20	_	_	ns		
Data setup time for SC	t <sub>sps</sub>	0	_	_	ns		
Data hold time for SC	t <sub>sdh</sub>	30	_	_	ns	CDE = V <sub>IL</sub>	
SC setup for WE	t <sub>sw</sub>	20	_	_	ns	CDE = V <sub>IL</sub>	
SC setup for CE	t <sub>scs</sub>	0	_	_	ns		
SC hold time for WE	t <sub>schw</sub>	20	_	_	ns		
CE to output delay	t <sub>ce</sub>	_	_	120	ns		
OE to output delay	t <sub>oe</sub>		_	60	ns		
OE high to output float	t <sub>DF</sub>		_	40	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	1
RES to write setup time	t <sub>RP</sub>	1	_	_	ms		


20

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
CDE setup time for WE	t <sub>cos</sub>	0	_	_	ns		
CDE hold time for WE	t <sub>cdh</sub>	20	_	_	ns		
WE to erase verify	t <sub>oev</sub>	20		_	μs		
CDE setup time for SC	t <sub>coss</sub>	100	_		ns		
Next cycle ready time	t <sub>RDY</sub>	0	_	_	ns		
CDE to CE, OE hold time	t <sub>cDCH</sub>	50	_	_	ns		
CDE to output delay	t <sub>CDAC</sub>	_	_	50	ns		
CDE to output invalid	t <sub>CDF</sub>	0	_	_	ns		

1.  $t_{\text{DF}}$  is a time after which the I/O pins become open.

# **Timing Waveforms**

#### Power on and off Sequence




- Notes: 1. RES must be kept at the V<sub>ILR</sub> (V<sub>SS</sub> ± 0.2 V) level referred to DC characteristics at the rising and falling edges of V<sub>CC</sub> to guarantee data stored in the chip.


  2. RES must be kept at the V<sub>IHR</sub> (V<sub>CC</sub> ± 0.2 V) level referred to DC characteristics while I/O7 outputs the V<sub>OL</sub> level in the status data polling and RDY/Busy outputs the V<sub>OL</sub> level.

  - 3. Undefined


### Serial Read (1) (2) Timing Waveform




### Erase and Status Data Polling Timing Waveform (Sector Erase/Block Erase)




# Program (1) and Status Data Polling Timing Waveform




### **Program (2) and Status Data Polling Timing Waveform**




### Program (3) and Status Data Polling Timing Waveform



# **Erase Verify Timing Waveform**



# **ID and Status Register Read Timing Waveform**



#### **Notes**

#### **Unusable Sector**

Initially, the HN29W12814A contains unusable sectors. Due to the nature of the device architecture, the device can also be screened and tested for partial invalid sectors for selected systems that can utilize the devices.

1. Tested for partial invalid sectors. The usable sectors were programmed the following data.

Column address	000H to 1FFH	200H	201H	202H	203H	204H	205H	206H to 20FH
Data	FFH	1CH	71H	C7H	1CH	71H	C7H	FFH

2. No erase and program for the partial invalid sectors by the system.

Item	Min
Usable sectors (initially)	32,114 (98%)


#### **Enable High System Reliability**

The device may fail during a program or erase operation due to write or erase cycle. The following architecture will enable high system reliability if a failure occurs.

- 1. Error in read: Error correction that more than 1 bit error correction per each sector read is required for data reliability.
- 2. Error in program or erase operation: The device may fail during a program or erase operation due to write or erase cycle. The status register are indicated that the erase and program operation complete in a finite time. When the error happens in sector, try to reprogram the data into another sector. Then, prevent further system access to sector that error happens. Typically, recommended number of a spare sectors are 1.8% within initial usable 32,114 sectors by the each device.
- 3. Prolongation of Flash memory life: The write/erase endurance is  $1 \times 10^5$  cycles and the data retention time is more than 10 years under the condition of the error correction.

# **Package Dimensions**

### HN29W12814ATT Series (TTP-48/40DA)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACH

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica http:semiconductor.hitachi.com/ http://www.hitachi-eu.com/hel/ecg Europe

Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/indx.htm

Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park

ruri-riwa North Road, Taip Tel: <886> (2) 2718-3666 Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533 Hitachi Asia Ltd.

Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105)

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui,

Tal: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright @ Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

31

# **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Jul. 21, 1998	Initial issue	M. Shirai	H. Uchida
1.0	Dec. 18, 1998	AC Characteristics $t_{ASE}$ , $t_{ABE}$ typ: 1 ms to 0.8 ms $t_{ASP}$ typ: 0.2 ms to 0.3 ms Notes  Addition of Unusable sector table: 000H to 1FFH and 206H to 20FH write/erase endurance: $3 \times 10^5$ cycles to $1 \times 10^5$ cycles	s	