1048576-word × 8-bit / 524288-word × 16-bit CMOS Flash Memory

HITACHI

ADE-203-537(Z) Preliminary - Rev. 0.0 Jun. 14, 1996

Description

The Hitachi HN29WT800 Series, HN29WB800 Series are 1-Mword × 8-bit/512-kword × 16-bit CMOS Flash Memory with DINOR (DIvided bitline NOR) type memory cells, that realize programming and erase capabilities with a single 3.3 V power supply. The built-in Sequence Controller allows Automatic Program/Erase without complex external control. HN29WT800 Series, HN29WB800 Series enable the low power and high performance systems such as mobile, personal computing and communication products.

Features

- On-board single power supply (V_{CC}): $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Access time: 80/100/120 ns (max)
- Low power dissipation:
 - $I_{cc} = 30 \text{ mA (max) (Read)}$
 - $--I_{CC} = 200 \mu A \text{ (max) (Standby)}$
 - $--I_{CC} = 40 \text{ mA (max) (Program)}$
 - $I_{CC} = 40 \text{ mA (max) (Erase)}$
 - $--I_{CC} = 1 \mu A \text{ (typ) (Deep powerdown)}$
- Automatic page programming:
 - Programming time: 25 ms (typ)
 - Program unit: 128 word
- Automatic erase:
 - Erase time: 50 ms (typ)
 - Erase unit: Boot block; 8-kword/16-kbyte × 1
 - Parameter block; 4-kword/8-kbyte \times 2
 - Main block; 16-kword/32-kbyte × 1
 - 32-kword/64-kbyte \times 15
- Block boot:
 - HN29WT800 Series: Top boot
 - --- HN29WB800 Series: Bottom boot
- Other functions:
 - Software command control

4496203 0032419 870 **1**

- Selective block lock
- Program suspend/Resume
- Erase suspend/Resume
- Status register read
- Sleep
- Compatible with M5M29FB/T800xx by Ltd. Mitsubishi

Ordering Information


Type No.	Access time	Package
HN29WT800FP-8	80 ns	44-pin plastic SOP (FP-44D)
HN29WT800FP-10	100 ns	
HN29WT800FP-12	120 ns	
HN29WB800FP-8	80 ns	
HN29WB800FP-10	100 ns	
HN29WB800FP-12	120 ns	
HN29WT800T-8	80 ns	12 × 20.0 mm² 48-pin plastic TSOP I (TFP-48D)
HN29WT800T-10	100 ns	. , , ,
HN29WT800T-12	120 ns	
HN29WB800T-8	80 ns	
HN29WB800T-10	100 ns	
HN29WB800T-12	120 ns	
HN29WT800R-8	80 ns	12 × 20.0 mm² 48-pin plastic TSOP I (Reverse)
HN29WT800R-10	100 ns	(TFP-48DR)
HN29WT800R-12	120 ns	,
HN29WB800R-8	80 ns	
HN29WB800R-10	100 ns	
HN29WB800R-12	120 ns	

2

HITACHI

4496203 0032420 592


Pin Arrangement



HITACHI

4496203 0032421 429

Pin Arrangement (cont.)



HITACHI

4496203 0032422 365


Pin Description

Pin name	Function			
A-1 to A18	Address			
I/O0 to I/O15	Input/output			
CE	Chip enable			
OE	Output enable			
WE	Write enable			
RP	Reset/Powerdown			
RDY/Busy	Ready/Busy			
WP	Write protect			
вуте	Byte enable			
V _{cc}	Power supply			
V _{ss}	Ground			
NC	No connection			

HITACHI

4496503 0035453 517

Block Diagram



6

HITACHI

■ 4496203 0032424 **138** ■

Memory Map

HN29WT800 Series Memory Map			HN29WB800 Series M		
×8 (Byte mode)	× 16 (Word mode)		×8 (Byte mode)	× 16 (Word mode)	
FC000H to FFFFFH	7E000H to 7FFFFH	8-kword boot block	F0000H to FFFFFH	78000H to 7FFFFH	32-kword main block
FA000H to FBFFFH	7D000H to 7DFFFH	4-kword parameter block	E0000H to EFFFFH	70000H to 77FFFH	32-kword main block
F8000H to F9FFFH	7C000H to 7CFFFH	4-kword parameter block	D0000H to DFFFFH	68000H to 6FFFFH	32-kword main block
F0000H to F7FFFH	78000H to 7BFFFH	16-kword main block	C0000H to CFFFFH	60000H to 67FFFH	32-kword main block
E0000H to EFFFFH	70000H to 77FFFH	32-kword main block	B0000H to BFFFFH	58000H to SFFFFH	32-kword main block
D0000H to DFFFFH	68000H to 6FFFFH	32-kword main block	A0000H to AFFFFH	50000H to 57FFFH	32-kword main block
C0000H to CFFFFH	60000H to 67FFFH	32-kword main block	90000H to 9FFFFH	48000H to 4FFFFH	32-kword main block
B0000H to BFFFFH	58000H to 5FFFFH	32-kword main block	80000H to 8FFFFH	40000H to 47FFFH	32-kword main block
A0000H to AFFFFH	50000H to 57FFFH	32-kword main block	70000H to 7FFFFH	38000H to 3FFFFH	32-kword main block
90000H to 9FFFFH	48000H to 4FFFFH	32-kword main block	60000H to 6FFFFH	30000H to 37FFFH	32-kword main block
80000H to 8FFFFH	40000H to 47FFFH	32-kword main block	50000H to 5FFFFH	28000H to 3FFFFH	32-kword main block
70000H to 7FFFFH	38000H to 3FFFFH	32-kword main block	40000H to 4FFFFH	20000H to 27FFFH	32-kword main block
60000H to 6FFFFH	30000H to 37FFFH	32-kword main block	30000H to 3FFFFH	18000H to 1FFFFH	32-kword main block
50000H to 5FFFFH	28000H to 2FFFFH	32-kword main block	20000H to 2FFFFH	10000H to 17FFFH	32-kword main block
40000H to 4FFFFH	20000H to 27FFFH	32-kword main block	10000H to 1FFFFH	08000H to 0FFFFH	32-kword main block
30000H to 3FFFFH	18000H to 1FFFFH	32-kword main block	08000H to 0FFFFH	04000H to 07FFFH	16-kword main block
20000H to 2FFFFH	10000H to 17FFFH	32-kword main block	06000H to 07FFFH	03000H to 03FFFH	4-kword parameter blo
10000H to 1FFFFH	08000H to 0FFFFH	32-kword main block	04000H to 05FFFH	02000H to 02FFFH	4-kword parameter blo
00000H to 0FFFFH	00000H to 07FFFH	32-kword main block	00000H to 03FFFH	00000H to 01FFFH	B-kword boot block
1 to A18 (Byte mode)	A0 to A18 (Word mode)		A-1 to A18 (Byte mode)	AO to A10 //Morel monde)	

HITACHI ■ 4496203 0032425 074 ■

Mode Selection

Word Mode ($\overline{BYTE} = V_{IH}$)

Mode	Pin	CE	OE	WE	RP	RDY/Busy	I/O0 to I/O15
Read	Array	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{он} (High- Z)	Dout
	Status register	V _{IL}	V _{IL}	V _{IH}	V _{IH}	×*5	Status Register Data
	Lock bit status	V _{IL}	V _{IL}	V _{IH}	V _{IH}	×	Lock bit data (I/O6)
	Identifier (Maker)*1, *2	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{он} (High- Z)	07H
	Identifier (Device)*1, *3	ViL	V _{IL}	V _{IH}	V _{IH}	V _{oH} (High- Z)	85H / 86H* ⁶
Output disable		V _{IL}	V _{IH}	V _{IH}	V _{IH}	×	High-Z
Standby		V _{IH}	×	×	V _{IH}	×	High-Z
Command write*4	Program	V _{IL}	V _{iH}	V _{IL}	V _{iH}	×	Command/Data in
	Erase	V _{IL}	V _{IH}	V _{IL}	V _{IH}	×	Command
	Others	V _{iL}	V _{IH}	V _{IL}	V _{IH}	×	Command
Deep powerdown		×	×	×	V _{IL}	V _{он} (High- Z)	High-Z

Notes: 1. The command programming mode is used to output the identifier code. Refer to the table of Software Command Definition.

- 2. $A0 = V_{11}$
- 3. $A0 = V_{IH}$
- 4. Refer to the table of Software Command Definition. Programming and erase operation begins after mode setting by command input.
- 5. \times can be V_{IL} or V_{IH} for control pins, and V_{OL} or V_{OH} (High-Z) for RDY/Busy pin. The RDY/Busy is an open drain output pin and indicates status of the internal WSM. When low, it indicates the WSM is Busy performing an operation. A pull-up resistor of 10 k to 100 k Ω is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition.
- 6. 85H: HN29WT800 Series, 86H: HN29WB800 Series.

8

HITACHI

■ 4496203 0032426 TOO ■

\overline{BYTE} Mode ($\overline{BYTE} = V_{II}$)

Mode	Pin	CE	OE	WE	RP	RDY/Busy	1/00 to 1/07
Read	Array	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{он} (High- Z)	Dout
	Status register	V _{IL}	V _{IL}	V _{IH}	V _{iH}	×*5	Status Register Data
	Lock bit status	V _{IL}	V _{IL}	V _{IH}	V _{IH}	×	Lock bit data (I/O6)
	Identifier (Maker)*1, *2	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{он} (High- Z)	07H
	Identifier (Device)*1, *3	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{он} (High- Z)	85H / 86H* ⁶
Output disable		VıL	V _{IH}	V _{IH}	V _{IH}	×	High-Z
Standby		V _{IH}	×	×	V _{IH}	×	High-Z
Command write*4	Program	V _{iL}	V _{IH}	V _{IL}	V _{IH}	×	Command/Data in
	Erase	V _{IL}	V _{IH}	V _{IL}	V _{IH}	×	Command
	Others	V _{IL}	V _{IH}	V _{IL}	V _{IH}	×	Command
Deep powerdown		×	×	×	V _{IL}	V _{он} (High- Z)	High-Z

Notes: 1. The command programming mode is used to output the identifier code. Refer to the table of Software Command Definition.

- 2. $A0 = V_{1L}$
- 3. $A0 = V_{IH}$
- Refer to the table of Software Command Definition. Programming and erase operation begins after mode setting by command input.
- 5. \times can be V_{IL} or V_{IH} for control pins, and V_{OL} or V_{OH} (High-Z) for RDY/Busy pin. The RDY/Busy is an open drain output pin and indicates status of the internal WSM. When low, it indicates the WSM is Busy performing an operation. A pull-up resistor of 10 k to 100 k Ω is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition.
- 6. 85H: HN29WT800 Series, 86H: HN29WB800 Series.

9

HITACHI

4496203 0032427 947

Software Command Definition

	First bus cycle			Second b	us cycle		Third bus cycle			
Command	Operation mode	Address	Data (I/O7 to I/O0)*1	Operation mode	Address	Data (I/O7 to I/O0)	Operation mode	Address	Data (I/O7 to I/O0)	
Read array (memory)	Write	×	FFH							
Read identifier codes	Write	×	90H	Read	IA*2	ID*2				
Read status register	Write	×	70H	Read	×	SRD*3			·····	
Clear status register	Write	×	50H							
Page program*5	Write	×	41H	Write	WA0*4	WD0*4	Write	WA1	WD1	
Block erase	Write	×	20H	Write	BA* ⁶	D0H				
Suspend	Write	×	вон							
Resume	Write	×	DOH							
Read lock bit status	Write	×	71H	Read	ВА	I/O6* ⁷				
Lock bit program/confirm	Write	×	77H	Write	ВА	D0H				
Erase all unlocked blocks	Write	×	А7Н	Write	×	D0H				
Sleep*8	Write	×	F0H							

Notes: 1. In the word mode, upper byte data (I/O8 to I/O15) is ignored.

- IA = Identifier address, A0 = V_{IL} (Manufacture code), A0 = V_{IH} (Device code), ID = ID code, BYTE = V_{IL}: A-1, A1 to A18 = V_{IL}, BYTE = V_{IH}: A1 to A18 = V_{IL}.
- 3. SRD = Status register data
- 4. WA = Write address, WD = Write data
- BYTE = V_{IL}: Write address and write data must be provided sequentially from 00H to FFH for A-1 to A6. Page size is 256 byte (256-byte × 8-bit).
 BYTE = V_{IL}: Write address and write data must be provided sequentially from 00H to 7FH for A0
 - BYTE = V_{th} : Write address and write data must be provided sequentially from 00H to 7FH for A0 to A6. Page size is 128 word (128-word × 16-bit).
- 6. BA = Block address (A16 to A20), (Addresses except block address must be V_H)
- 7. I/O6 provides block lock status, I/O6 = 1: Block unlocked, I/O6 = 0: Block locked.
- Sleep command (F0H) put the device into the sleep mode after completing the current operation.
 The active current is reduced to deep powerdown levels. The Read Array command (FFH) must be written to get the device out of sleep mode.

10

HITACHI

■ 4496203 0032428 883 **■**

Block Locking (TSOP package)

RP	P WP Lock bit (inte		nternally) Write protection provided				
V _{IL}	×	×	All blocks locked (Deep powerdown mode)				
V _{HH}	×	×	All blocks unlocked				
V _{IH}	V _{IL}	0	Blocks locked (Depend on lock bit data)				
V _{iH}	V _{IL}	1	Blocks unlocked (Depend on lock bit data)				
V _{IH}	V _{IH}	×	All blocks unlocked				

Note: I/O6 provided lock status of each block after writing the Read lock status command (71H). WP pin must not be switched during performing Read/Write operations or WSM busy (WSMS = 0).

Block Locking (SOP package)

RP Lock bit (internally)		Write protection provided
V _{IL}	×	All blocks locked (Deep powerdown mode)
V _{HH}	×	All blocks unlocked
V _{IH}	0	Blocks locked (Depend on lock bit data)
V _{IH}	1	Blocks unlocked (Depend on lock bit data)

Note: I/O6 provided lock status of each block after writing the Read lock status command (71H).

Status Register Data (SRD)

Symbol	Function	Definition				
SR. 7 (I/O7)	Write state machine status	1 = Ready	0 = Busy			
SR. 6 (I/O6)	Suspend status	1 = Suspend	0 = Operation in progress/completed			
SR. 5 (I/O5)	Erase status	1 = Error	0 = Successful			
SR. 4 (I/O4)	Program status	1 = Error	0 = Successful			
SR. 3 (I/O3)	Block status after program	1 = Error	0 = Successful			
SR. 2 (I/O2)	Reserved	The function and the definition for these bits are to be				
SR. 1 (I/O1)	Reserved	determined. These bits should be masked out when the status register is polled.				
SR. 0 (I/O0)	Device sleep status	1 = Device in sleep	0 = Device not in sleep			

Note: The RDY/Busy is an open dran output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation. A pull-up resistor of $10k \Omega$ to $100k \Omega$ is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition. I/O3 indicates the block status after the page programming. When I/O3 is High, the page has the over-programmed cell. If over-program occures, the device is block failed. However, if I/O3 is High, please try the block erase to the block. The block may revive.

HITACHI

■ 4496203 0032429 71T ■

Device Identifier Mode

The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of Flash Memory. By this mode, the device will be automatically matched its own corresponding erase and programming algorithm.

HN29WT800 Series, HN29WB800 Series Identifier Code

Pins	A0	1/07	1/06	1/05	I/O4	1/03	1/02	1/01	1/00	Hex. data
Manufacturer code	0	0	0	0	0	0	1	1	1	07H
Device code (T series)	1	1	0	0	0	0	1	0	1	85H
Device code (B series)	1	1	0	0	0	0	1	1	0	86H

Notes: 1. Device identifier code can be read out by using the read identified codes command.

- 2. In the word mode, the same data as I/O7 to I/O0 is read out from I/O15 to I/O8.
- 3. A9 = V_{HH} mode. A9 = 11.5 V to 13.0 V. Set A9 to V_{HH} min 200 ns before falling edge of CE in ready status. Min 200 ns after return to V_{HH} , device can't be accessed. A1 to A8, A10 to A18, CE, OE, = V_{IL} , WE = V_{IH} , I/O15/A-1 = V_{IL} (BYTE = L).

Operations of the HN29WT800 Series, HN29WB800 Series

The HN29WT800 Series, HN29WB800 Series include on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation. A Deep Powerdown mode is enabled when the \overline{RP} pin is at V_{SS} minimizing power consumption.

Read: The HN29WT800 Series, HN29WB800 Series have three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the HN29WT800 Series, HN29WB800 Series automatically reset to read array mode. In the read array mode, low level input to $\overline{\text{CE}}$ and $\overline{\text{OE}}$, high level input to $\overline{\text{WE}}$ and $\overline{\text{RP}}$, and address signals to the address inputs (A0 to A18) output the data of the addressed location to the data input/output (I/O0 to I/O15).

Write: Writes to the CUI enable reading of memory array data, device identifiers and reading and clearing of the Status Register, they also enable block erase and program. The CUI is written by bringing \overline{WE} to low level, while \overline{CE} is at low level and \overline{OE} is at high level. Addresses and data are latched on the earlier rising edge of \overline{WE} and \overline{CE} . Standard micro-processor write timings are used.

Output Disable: When \overline{OE} is at V_{IH} , output from the device is disabled. Data input/output are in a high impedance (High-Z) state.

12

HITACHI

Standby: When \overline{CE} is at V_{IH} , the device is in the standby mode and its power consumption is reduced. Data input/output are in a high impedance (High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Deep Powerdown: When \overline{RP} is at V_{IL} , the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high impedance (High-Z) state. After return from powerdown, the CUI is reset to Read Array and the Status Register is cleared to value 80H. During block erase or program modes, \overline{RP} low will abort either operation. Memory array data of the block being altered become invalid.

Functional Description

The device operations are selected by writing specific software command into the CUI.

Read Array Command (FFH): The device is in read array mode on initial device power up and after exit from deep power down, or by writing FFH to the CUI. The device remains in Read Array mode until the other commands are written.

Read Device Identifier Command (90H): Though PROM programmers can normally read device identifier codes by raising A9 to high voltage, multiplexing high voltage onto address lines is not desired for micro-processor system. It is an other means to read device identifier codes that Read Device Identifier Code Command (90H) is written to the command latch. Following the write of the Read Device Identifier command of 90H, the manufacturer code and the device code can be read from addresses 00000H and 00001H, respectively.

Read Status Register Command (70H): The Status Register is read after writing the read status register command of 70H to the CUI. The contents of Status Register are latched on the later falling edge of \overline{OE} or \overline{CE} . So \overline{CE} or \overline{OE} must be toggled every status read.

Clear Status Register Command (50H): The Erase Status and Program Status bits are set to High by the Write State Machine and can be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

Block Erase/Confirm Command (20H/D0H): Automated block erase is initiated by writing the Block Erase of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Suspend/Resume Command (B0H/D0H): Writing the suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The device continues to output status register data when read, after the suspend command is written to it. Polling the WSM status and suspend status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the read array command to the CUI enables reading data from blocks other than that which is suspended. When the resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

■ 4496203 0032431, 378 **■**

HITACHI

13

Page Program Command (41H): Page program allows fast programming of 128-word of data. Writing of 41H initiates the page program operation. From 2nd cycle to 129th cycle write data must be serially inputted. Address A6 to A0 have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation. Basically re-program must not be done on a page which has already programmed.

Data Protection: The HN29WT800 Series, HN29WB800 Series provide selective block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the HN29WT800 Series, HN29WB800 Series have a master write protect pin (\overline{WP}) which prevents any modifications to memory blocks whose lock-bits are set to Low, when \overline{WP} is low. When \overline{WP} is high or \overline{RP} is V_{HH} , all blocks can be programmed or erased regardless of the state of lock-bits, and the lock-bits are cleared to High by erase.

Power Supply Voltage: When the power supply voltage (V_{CC}) is less than 2.2 V, the device is set to the Read-only mode. A delay time of 2 μ s is required before any device operation is initiated. The delay time is measured from the time V_{CC} reaches V_{CC} min (3.0 V). During powerup, $\overline{RP} = V_{SS}$ is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes	
V _{cc} voltage	V _{cc}	-0.2 to +4.6	٧	1	
All input and output voltages except V_{cc} , A9, RP	Vin, Vout	-0.6 to +4.6	٧	1, 2	
A9, RP supply voltage	V _{HH} , V _{ID}	-0.6 to +14.0	V	1, 2	
Operating temperature range	Topr	0 to +70	°C		
Storage temperature range	Tstg	-65 to +125	°C		
Storage temperature under bias	Tbias	-10 to +80	°C		

Notes: 1. Relative to V_{ss}.

2. Minimum DC voltage is -0.5 V on input/output pins. During transition, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins are V_{cc} +0.5 V which, during transitions, may overshoot to V_{cc} +1.5 V for periods < 20 ns.

Capacitance ($Ta = 25^{\circ}C$, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_	_	8	pF	Vin = 0 V
Output capacitance	Cout	_	_	12	pF	Vout = 0 V

14

HITACHI

4496203 0032432 204

DC Characteristics ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	l _u	-1	_	1	μА	Vin = V _{ss} to V _{cc}
Output leakage current	I _{LO}	-10	_	10	μА	Vout = V _{ss} to V _{cc}
Standby V _{cc} current	I _{SB1}	_	50	200	μА	$Vin = V_{IH}/V_{IL}$, $CE = RP = WP = V_{IH}$
	I _{SB2}	_	1	5	μА	Vin = V_{ss} or V_{cc} , CE = RP = WP = $V_{cc} \pm 0.3 \text{ V}$
Deep powerdown V _{cc} current	I _{SB3}	_	5	15	μА	$Vin = V_{i+}/V_{iL}$, $RP = V_{iL}$
	I _{SB4}	_	1	5	μΑ	Vin = V_{ss} or V_{cc} , RP = $V_{ss} \pm 0.3 \text{ V}$
Read V _{cc} current	l _{cc1}	_	7	30	mA	Vin = V_{IH}/V_{IL} , CE = V_{IL} , RP = OE = V_{IH} , f = 10 MHz, lout = 0 mA
Write V _{cc} current	I _{CC2}	_	_	30	mA	$Vin = V_{H}/V_{IL}, CE = WE = V_{IL},$ $RP = OE = V_{IH}$
Programming V _{cc} current	I _{cc3}	_ `	_	40	mA	$Vin = V_{IH}/V_{IL}$, $CE = RP = WP = V_{IH}$
Erasing V _{cc} current	I _{CC4}			40	mA	$Vin = V_{i+}/V_{iL}$, $CE = RP = WP = V_{iH}$
Suspend V _{cc} current	I _{CC5}	_	_	200	μА	$Vin = V_{IH}/V_{IL}$, $CE = RP = WP = V_{IH}$
RP all block unlocked current	l _{rp}	_	_	100	μА	RP = V _{HH} max
A9 intelligent identifier current	I _{ID}		_	100	μА	A9 = V _{ID} max
A9 intelligent identifier voltage	V_{1D}	11.4	12.0	12.6	٧	
RP unlocked voltage	V _{HH}	11.4	12.0	12.6	٧	
Input voltage	V _{IL}	-0.5		0.8	٧	
	V _{IH}	2.0	_	V _{cc} + 0.5	V	
Output voltage	Vol	_		0.45	V	I _{OL} = 5.8 mA
	V _{OH1}	0.85× V _{cc}			٧	I _{OH} = -2.5 mA
	V _{OH2}	V _{cc} - 0.4	_	_	٧	$I_{OH} = -100 \mu A$
Low V _{cc} lock-out voltage*2	V _{LKO}	1.5		2.5	٧	

Notes: 1. All currents are RMS unless otherwise noted. Typical values at $V_{cc} = 3.3 \text{ V}$, $Ta = 25^{\circ}\text{C}$.

HITACHI

4496203 0032433 140

^{2.} To protect initiation of write cycle during V_{cc} powerup/powerdown, a write cycle is locked out for V_{cc} less than V_{LKO}. If V_{cc} is less than V_{LKO} Write State Machine is reset to read mode. When the Wirte State Machine is in Busy state, if V_{cc} is less than V_{LKO}, the alternation of memory contents may occur.

AC Characteristics ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)


Test Conditions

- Input pulse levels: $V_{IL} = 0 \text{ V}$, $V_{IH} = 3.0 \text{ V}$
- Input rise and fall time: ≤ 10 ns (HN29WT/WB800-10/12 Series)
- :≤ 5 ns (HN29WT/WB800-8 Series)
- Output load: 1 TTL gate +50 pF (Including scope and jig.) (HN29WT/WB800-10/12 Series)
- : 1 TTL gate +30 pF (Including scope and jig.) (HN29WT/WB800-8 Series)
- Reference levels for measuring timing: 1.5 V

V_{CC} Powerup/Powerdown Timing

Parameter	Symbol	Min	Тур	Max	Unit	
RP = V _{IH} setup time from V _{CC} min	t _{vcs}	2		-	μs	

Note: During powerup/powerdown, by the noise pulses on control pins, the device has possibility of accidental erasure or programming. The device must be protected against initiation of write cycle for memory contents during powerup/powerdown. The delay time of min 2 μs is always required before read operation or write operation is initiated from the time V_{cc} reaches V_{cc} min during powerup/powerdown. By holding RP V_{IL}, the contents of memory is protected during V_{cc} powerup/powerdown. During powerup, RP must be held V_{IL} for min 2 μs from the time V_{cc} reaches V_{cc} min. During powerdown, RP must be held V_{IL} until V_{cc} reaches V_{ss}. RP doesn't have latch mode, so RP must be held V_{IH} during read operation or erase/program operation.



16

HITACHI

••• 4496203 0032434 DA7 🖿

Read Operation

HN291	MTΩ	ሰባ/ነገ	NOON	/ROAN
DIATE	77 I O	VV/N	NZJVI	r Douv

		-8		-10		-12		-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	— Unit
Read cycle time	t _{ec}	80	_	100		120	_	ns
Address to output delay	t _{ACC}	_	80	_	100	_	120	ns
CE to output delay	t _{CE}	_	80	_	100	_	120	ns
OE to output delay	toe	_	40	_	50	_	60	ns
RP access time	t _{RP}	_	300	_	300		600	ns
CE or OE high to output float *1	t _{DF}		25	_	25	_	30	ns
Address to output hold	t _{oH}	0		0	_	0		ns
OE hold from WE high	•							
Status register read in busy	t _{OEH}	80	_	100		120	_	ns
OE hold from WE high	 							-
Other read	t _{oeh}	0	_	0	_	0	_	ns
RP recovery time before read	t _{PWH}	0		0	_	0	_	ns
RP low to output High-Z	t _{PHZ}	_	150	_	150	_	300	ns
CE low to BYTE high or low	t _{BCD}		5		5		5	ns
Address to BYTE high or low	t _{BAD}		5	_	5		5	ns
BYTE to output delay	t _{BYTE}	_	80		100	_	120	ns
BYTE low to output High-Z	t _{BHZ}	_	25		25	_	30	ns

Notes: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


2. Timing measurements are made under read timing waveform.

17

HITACHI

■ 4496203 0032435 Tl3 ■

Read Timing Waveform (Byte Mode or Word Mode)




18

HITACHI

■ 4496203 0032436 95T **■**

Read Timing Waveform (Byte Mode, Word Mode Switch)



19

HITACHI

■ 4496203 0032437 896 ■

Command Write Operation

ロトドウの	WTRAA	ルミュー	MDOAA.

		-8			-10			-12			-
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	- Unit
Write cycle time	t _{wc}	80	_		100			120	_	_	ns
Address setup time	t _{AS}	50		_	50	_	_	50	_	_	ns
Address hold time	t _{AH}	10			10	_	_	10	_	_	ns
Data setup time	tos	50	_	_	50			50	_		ns
Data hold time	t _{DH}	10	_		10		_	10	_	_	ns
CE setup time	t _{cs}	0	_		0	_	_	0			ns
CE hold time	t _{CH}	0	_	_	0	_	_	0			ns
Write pulse width	t _{we}	60	_	_	60	_	_	60		_	ns
Write pulse high time	t _{wph}	20	_		20	_		20			ns
WE setup time	t _{ws}	0	_	_	0	_	_	0	_	_	ns
WE hold time	t _{wn}	0	_		0	_	_	0		_	ns
CE pulse width	t _{CEP}	60		_	60	_		60	_		ns
CE pulse high time	t _{CEPH}	20		_	20	_	_	20		_	ns
Duration of program operation	t _{DAP}	_	25	120		25	120	_	25	120	ms
Duration of block erase operation	t _{DAE}	_	50	600	_	50	600	_	50	600	ms
BYTE high or low setup time	t _{es}	50	_	-	50	_	_	50	_	_	ns
BYTE high or low hold time	t _{eн}	80	_	_	100	_	_	120		_	ns
RP high recovery to WE low	t _{PS}	500	_	-	500	_		500	_		ns
Block lock setup to write enable high	t _{BLS}	80	_		100			120	_		ns
	t _{wps}	80	_	_	100			120	_	_	ns
Block lock hold from valid SRD	t _{BLH}	0	_		0	_		0	_		ns
	t _{wPH}	0	_		0		_	0		_	ns
WE high to RDY/Busy low	t _{whal}	_	_	80		_	100		_	120	ns
CE high to RDY/Busy low	t _{EHRL}	_	_	80	_		100	_	_	120	ns

Note: Read operation parameters during command write operations mode are the same as during read timing waveform. Typical values at $V_{cc} = 3.3 \text{ V}$, $Ta = 25^{\circ}\text{C}$.

20

HITACHI


= 4496203 0032438 722

Erase and Program Performance

Parameter	Min	Тур	Max	Unit	
Main block write time (Page mode)		6.4	38.4	s	
Page write time		25	120	ms	
Block erase time	_	50	600	ms	


Note: Typical values at $V_{cc} = 3.3 \text{ V}$, $Ta = 25^{\circ}\text{C}$. These values exclude system level overhead.

Page Program Timing Waveform (WE control)



HITACHI 4496203 0032439 669 ■

Page Program Timing Waveform (CE control)




22

HITACHI

4496203 0032440 380 **=**

Write Timing Waveform for Erase Operations (WE control)




23

HITACHI

■ 4496203 0032441 217 ■

Write Timing Waveform for Erase Operations (CE control)




24

HITACHI

4496203 0032442 **1**53 **1**


Page Program Flowchart



HITACHI

■ 4496203 0032443 097 ■

Block Erase Flowchart




26

HITACHI

■ 4496203 0032444 T26 ■

Full Status Check Procedure




27

HITACHI

4496203 0032445 962


Suspend/Resume Flowchart



28

HITACHI ■ 4496203 0032446 8T9 ■

Lock Bit Program Flowchart




29

HITACHI

4496203 0032447 735

Operation Status and Effective Command




30

HITACHI

4496203 0032448 671

Package Dimensions

HN29WT800FP/HN29WB800FP Series (FP-44D) (Unit: mm)




31

HITACHI

■ 4496203 0032449 508 **■**

HN29WT800T/HN29WB800T Series (TFP-48D) (Unit: mm)




32

HITACHI

■ 4496203 0032450 22T **■**

HN29WT800R/HN29WB800R Series (TFP-48DR) (Unit: mm)



33

HITACHI ■ 4496203 0032451 166 ■