

HN613128P, HN613128FP


16384-word x 8-bit CMOS Mask Programmable Read Only Memory

The HN613128P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The active level of the CS, OE₀, OE₁ input and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select, Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation;
Standby: 5 μ W (typ.)
Operation: 50mW (typ.)
- Pin Compatible with EPROM

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V _{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V _I	-0.3 to +7.0	V
Operating Temperature Range	T _{op}	-20 to +75	°C
Storage Temperature Range	T _{st}	-55 to +125	°C
Storage Temperature Range (under bias)	T _{iss}	-20 to +85	°C

* With respect to V_{SS}.

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min.	typ.	max.	Unit
Supply Voltage*	V _{CC}	4.5	5.0	5.5	V
Input Voltage*	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC}	V
Operating Temperature	T _{op}	-20	—	75	°C

* With respect to V_{SS}.




■ PIN ARRANGEMENT

• HN613128P



(Top View)

• HN613128FP



(Top View)



Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^\circ C$)

Item	Symbol	Test Condition	min	typ**	max	Unit
Input High-level Voltage	V_{IH}		2.2	—	V_{CC}	V
Input Low-level Voltage	V_{IL}		-0.3	—	0.8	V
Output High-level Voltage	V_{OH}	$I_{OH} = 205\mu A$	2.4	—	—	V
Output Low-level Voltage	V_{OL}	$I_{OL} = 3.2mA$	—	—	0.4	V
Input Leakage Current	I_{LI}	$V_{in} = 0$ to $5.5V$	—	—	2.5	μA
Output High-level Leakage Current	I_{LOH}	$V_{out} = 2.4V$, $CS = 0.8V$, $\bar{CS} = 2.2V$	—	—	10	μA
Output Low-level Leakage Current	I_{LOL}	$V_{out} = 0.4V$, $CS = 0.8V$, $\bar{CS} = 2.2V$	—	—	10	μA
Supply Current (Active/Standby)	I_{CC}/I_{SS}	$V_{CC} = 5.5V$, $I_{DOUT} = 0mA$, $t_{AC} = \text{min. duty} = 100\%/\bar{CS} \geq V_{CC} - 0.2V$, $CS \leq 0.2V$	—	10/1	25/30	$mA/\mu A$
Input Capacitance	C_i ***	$V_{in} = 0V$, $f = 1.0MHz$, $T_a = 25^\circ C$	—	—	10	pF
Output Capacitance	C_o ***	$V_{out} = 0V$, $f = 1.0MHz$, $T_a = 25^\circ C$	—	—	15	pF

* Steady state current ** $V_{CC} = 5V$, $T_a = 25^\circ C$

*** This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (READ CYCLE)


($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^\circ C$, All timing with $t_s = t_f = 20ns$)

Item	Symbol	HN613128P		Unit
		min	max	
Read Cycle Time	t_{AC}	250	—	ns
Address Access Time	t_{AA}	—	250	ns
Chip Select Access Time	t_{ACS}	—	250	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	ns
Output Enable to Output Valid	t_{OL}	—	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	ns
Chip deselection to Output in High Z	t_{CHZ} *	0	100	ns
Output Disable to Output in High Z	t_{OHZ} *	0	100	ns
Output Hold from Address Change	t_{OH}	10	—	ns


* t_{OLZ} and t_{OHZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.

■ TIMING WAVEFORM

● READ CYCLE (1)




● AC TEST LOAD




- Notes 1. $t_s = t_f = 20ns$.
- 2. C_L includes jig capacitance.
- 3. All diodes are 1S2074(1).

● READ CYCLE (2) (Notes 1, 3)



● READ CYCLE (3) (Notes 2, 3)



NOTES:

1. Device is continuously selected.
2. Address Valid prior to or coincident with \bar{CS} transition low.
3. $OE = V_{IL}$.
4. Input pulse level: 0.8 to 2.4V
5. Input and output reference level 1.5V

