

HN623258P, HN623258F


32768-Word × 8-Bit CMOS Mask Programmable ROM

HN623258P/F is a 256-Kbit CMOS mask-programmable ROM organized as 32768-word x 8-bit. It can be operated with a battery because of low power consumption.


Features

- Low power: Active 100 mW (typ), Standby 5 μ W (typ)
- Address access time: 200 ns (max)
- Single 5 V
- TTL compatible
- Wired OR is permitted for the output in three states

Block Diagram




HN623258P



(DP-28)

HN623258F



(FP-28DA)

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage*1	V _{CC}	-0.3 to +7.0	V
Terminal voltage*1	V _T	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C
Bias temperature	T _{bias}	-20 to +85	°C


Note: *1. With respect to V_{SS}.

Recommended Operating Conditions

(V_{SS} = 0 V, T_a = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
	V _{IL}	-0.3	—	0.8	V

Pin Arrangement



(Top View)



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

1063

DC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 0\text{ to }+70^\circ\text{C}$)

Item	Symbol	Min	Max	Unit	Test Conditions
Power supply current	Active I_{CC}	—	45	mA	$V_{CC} = 5.5\text{ V}$, $I_{OUT} = 0\text{ mA}$, $t_{RC} = \min$
	Standby I_{SB}	—	30	μA	$V_{CC} = 5.5\text{ V}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}$
Input leak current	$ I_{LI} $	—	10	μA	$V_{IN} = 0\text{ to }5.5\text{ V}$
Output leak current	$ I_{LO} $	—	10	μA	$\overline{CE} = 2.2\text{ V}$, $V_{OUT} = 0\text{ to }V_{CC}$
Output voltage	V_{OH}	2.4	—	V	$I_{OH} = -205\text{ }\mu\text{A}$
	V_{OL}	—	0.4	V	$I_{OL} = 3.2\text{ mA}$

Capacitance ($V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{in} = 0\text{ V}$, $f = 1\text{ MHz}$)

Item	Symbol	Min	Max	Unit
Input capacity	C_{in}	—	10	pF
Output capacity	C_{out}	—	15	pF

Note: This parameter is samples and not 100% tested.

AC Operating Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $T_a = 0\text{ to }+70^\circ\text{C}$)**Test Condition**

Input pulse level: 0.8 to 2.4V

I/O timing reference level: 1.5 V

Input rise/fall time: 10 ns


Output load: 1 TTL gate + $C_L = 100\text{ pF}$
(including jig capacitance)

Item	Symbol	Min	Max	Unit
Cycle time	t_{RC}	200	—	ns
Address access time	t_{AA}	—	200	ns
$\overline{CE}$ access time	t_{ACE}	—	200	ns
$\overline{CE}$ to Output in Low Z	t_{CLZ}	10	—	ns
Output Hold Time from Address Change	t_{DHA}	0	—	ns
$\overline{CE}$ to Output in High Z ^{*1}	t_{CHZ}	—	70	ns
Output Hold Time from $\overline{CE}$	t_{DHC}	0	—	ns
$\overline{OE}$ access time	t_{OE}	—	100	ns
$\overline{OE}$ to Output in Low Z	t_{OLZ}	10	—	ns
$\overline{OE}$ to Output in High Z ^{*1}	t_{OHZ}	—	70	ns
Output Hold Time from $\overline{OE}$	t_{DHO}	0	—	ns

Note: *1 t_{CHZ} and t_{OHZ} define the time at which the output goes to the high impedance state and is not referenced to output voltage levels.



Timing Waveform



- Notes:
1. t_{DHA} , t_{DHC} , t_{DHO} ; Determined by whichever is faster.
 2. t_{AA} , t_{ACE} , t_{OE} ; Determined by whichever is slower.
 3. t_{CLZ} , t_{OLZ} ; Determined by whichever is slower.

