Features

- Operating voltage: +3.3V
- Programming voltage
 - $-V_{PP}=12.5V\pm0.2V$
 - $-V_{CC}=6.0V\pm0.2V$
- High-reliability CMOS technology
- Latch-up immunity to 100mA from -1.0V to V_{CC}+1.0V
- CMOS and TTL compatible I/O
- Low power consumption
 - Active: 15mA max.
 - Standby: 1μA typ.
- 128K×8-bit organization


- Fast read access time: -120ns
- Fast programming algorithm
- Programming time 75µs typ.
- Commercial and industrial temperature range
- Two line controls (\overline{OE} and \overline{CE})
- · Standard product identification code
- Package type
 - 32-pin DIP/SOP
 - 32-pin PLCC
- Commercial temperature ranges (0°C to +70°C)

General Description

The HT27LC010 chip family is a low-power, 1024K (1,048,576) bit, +3.3V electrically one-time programmable (OTP) read-only memories (EPROM). Organized into 128K words with 8 bits per word, it features a fast single address location programming, typically at 75µs per byte. Any byte can be accessed in less than


120ns with respect to Spec. This eliminates the need for WAIT states in high-performance microprocessor systems. The HT27LC010 has separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls which eliminate bus contention issues.


Block Diagram





Pin Assignment





Pin Description

Pin Name	I/O/C/P	Description
A0~A16	I	Address inputs
DQ0~DQ7	I/O	Data inputs/outputs
$\overline{ ext{CE}}$	C	Chip enable
ŌĒ	C	Output enable
$\overline{\text{PGM}}$	C	Program strobe
NC		No connection
VPP	P	Program voltage supply



Absolute Maximum Rating

Operation Temperature Commercial	0°C to +70°C
Storage Temperature	65°C to 125°C
Applied VCC Voltage with Respect to GND.	0.6V to 7.0V
Applied Voltage on Input Pin with Respect to GND	0.6V to 7.0V
Applied Voltage on Output Pin with Respect to GND	$-0.6V$ to $V_{\rm CC}$ +0.5 V
Applied Voltage on A9 Pin with Respect to GND	0.6V to 13.5V
Applied VPP Voltage with Respect to GND	0.6V to 13.5V
Applied READ Voltage (Functionality is guaranteed between these limits)	+3.0V to +3.6V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Read operation

S h -1	Parameter		Test Conditions	ъл:	т	ъл	Unit	
Symbol	Parameter	V _{CC} Conditions		wiin.	Тур.	Max.	Onit	
V_{OH}	Output High Level	3.3V	I _{OH} =-0.4mA	2.4	_	_	V	
$ m V_{OL}$	Output Low Level	3.3V	I _{OL} =2.0mA	_	_	0.45	V	
V_{IH}	Input High Level	3.3V	_	2.0	_	V _{CC} +0.5	V	
$ m V_{IL}$	Input Low Level	3.3V	_	-0.3	_	0.8	V	
I_{LI}	Input Leakage Current	3.3V	V _{IN} =0 to 3.6V	-5	_	5	μА	
$I_{ m LO}$	Output Leakage Current	3.3V	V _{OUT} =0 to 3.6V	-10	_	10	μА	
I_{CC}	VCC Active Current	3.3V	$\overline{\text{CE}}$ =V _{IL} , f=5MHz, I _{OUT} =0mA	_	_	15	mA	
I_{SB1}	Standby Current (CMOS)	3.3V	CE=V _{CC} ±0.3V	_	_	10	μА	
$ m I_{SB2}$	Standby Current (TTL)	3.3V	$\overline{\text{CE}}$ = V_{IH}	_		0.6	mA	
\mathbf{I}_{PP}	VPP Read/Standby Current	3.3V	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, V_{\text{PP}} = V_{\text{CC}}$	_	_	100	μА	



Programming operation

Symbol	Parameter	Т	est Conditions	Min.	т	Max.	Unit
Symbol	rarameter	$\mathbf{v_{cc}}$	Conditions	WIIII.	Тур.	Max.	Unit
V_{OH}	Output High Level	6V	I _{OH} =-0.4mA	2.4	_	_	V
$ m V_{OL}$	Output Low Level	6V	I _{OL} =2.0mA	_		0.45	V
$ m V_{IH}$	Input High Level	6V	_	$0.7V_{\mathrm{CC}}$	_	V _{CC} +0.5	V
$ m V_{IL}$	Input Low Level	6V	_	-0.5	_	0.8	V
I_{LI}	Input Load Current	6V	V _{IN} =V _{IL} , V _{IH}	_		5.0	μА
V_{H}	A9 Product ID Voltage	6V	_	11.5	_	12.5	V
I_{CC}	VCC Supply Current	6V	_	_	_	40	mA
I_{PP}	VPP Supply Current	6V	$\overline{\mathrm{CE}}$ = V_{IL}	_	_	10	mA

Capacitance

Symbol	Parameter	Т	est Conditions	Min.	т	Max.	TT:+
	Parameter	V _{CC}	Conditions	WIIII.	Тур.		Onit
C_{IN}	Input Capacitance	3.3V	V _{IN} =0V	_	8	12	pF
C_{OUT}	Output Capacitance	3.3V	$V_{\rm OUT}=0V$	_	8	12	pF
C_{VPP}	VPP Capacitance	3.3V	$V_{\mathrm{PP}}=0V$	_	18	25	pF

A.C. Characteristics

Read operation

Symbol	Parameter	Tes	t Conditions	-1	Unit	
	rarameter	$\mathbf{V_{CC}}$	Conditions	Min.	Max.	
tACC	Address to Output Delay		$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$	_	120	ns
t_{CE}	Chip Enable to Output Delay	3.3V	OE =V _{IL}	_	120	ns
toE	Output Enable to Output Delay	3.3V	$\overline{\text{CE}}$ = V_{IL}	_	45	ns
$t_{ m DF}$	CE or OE High to Output Float, Whichever Occurred First	3.3V	_	_	40	ns
toH	$\frac{Output\ Hold\ from\ Address, \overline{CE}\ or}{\overline{OE}, Whichever\ Occurred\ First}$	3.3V	_	0	_	ns




Programming operation


 $Ta \texttt{=+}25^{\circ}C \pm 5^{\circ}C$

Cb-1	Davamatav	Te	st Conditions	ъл:	/T	N#	TT *4	
Symbol	Parameter	V _{CC} Conditions		Min.	Тур.	wax.	Unit	
${ m t_{AS}}$	Address Setup Time	6V	_	2	_	_	μs	
toes	OE Setup Time	6V	_	2	_	_	μs	
$ m t_{DS}$	Data Setup Time	6V	_	2	_	_	μs	
${ m t}_{ m AH}$	Address Hold Time		_	0	_	_	μs	
\mathbf{t}_{DH}	Data Hold Time		_	2	_	_	μs	
$\mathbf{t}_{\mathrm{DFP}}$	Output Enable to Output Float Delay		_	0	_	130	ns	
$ m t_{VPS}$	VPP Setup Time	6V	_	2	_	_	μs	
\mathbf{t}_{PW}	PGM Program Pulse Width	6V	_	30	75	105	μs	
$ m t_{VCS}$	VCC Setup Time	6V	_	2	_	_	μs	
$\mathbf{t}_{\mathrm{CES}}$	CE Setup Time	6V	_	2	_	_	ns	
toE	Data Valid from OE	6V	_	_	_	150	μs	
$\mathbf{t}_{\mathrm{PRT}}$	VPP Pulse Rise Time During Progromming	6V	_	2	_	_	μs	

Test waveforms and measurements



Output test load



Note: C_L =100pF including jig capacitance.



Product Identification Code

Code	Pins										Hex
	A0	A1	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Data
Manufacturer	0	1	0	0	0	1	1	1	0	0	1C
Device Type	1	1	0	0	0	0	0	0	0	1	01
Continuation	0	0	0	1	1	1	1	1	1	1	7F
	1	0	0	1	1	1	1	1	1	1	7F

Functional Description

Operation mode

All the operation modes are shown in the table following.

Mode	CE	$\overline{\mathbf{OE}}$	PGM	A0	A1	A9	VPP	Output
Read	V_{IL}	$ m V_{IL}$	X (2)	X	X	X	v_{cc}	Dout
Output Disable	$ m V_{IL}$	$ m V_{IH}$	X	X	X	X	$V_{\rm CC}$	High Z
Standby (TTL)	V_{IH}	X	X	X	X	X	v_{cc}	High Z
Standby (CMOS)	$V_{\rm CC}\pm$ 0.3 V	X	X	X	X	X	$ m V_{CC}$	High Z
Program	$V_{ m IL}$	V_{IH}	$ m V_{IL}$	X	X	X	V_{PP}	$\mathrm{D_{IN}}$
Program Verify	V_{IL}	$ m V_{IL}$	V_{IH}	X	X	X	V_{PP}	DOUT
Product Inhibit	$V_{ m IH}$	X	X	X	X	X	$ m V_{PP}$	High Z
Manufacturer Code (3)	$V_{ m IL}$	$ m V_{IL}$	X	$ m V_{IL}$	V_{IH}	V _H (1)	v_{cc}	1C
Device Code (3)	$ m V_{IL}$	$v_{\rm IL}$	X	v_{IH}	V_{IH}	V _H (1)	$V_{\rm CC}$	01

Notes: (1) V_H = $12.0V \pm 0.5V$

- (2) X=Either $V_{\rm IH}$ or $V_{\rm IL}$
- (3) For Manufacturer Code and Device Code, A1= $V_{\rm IH}$, When A1= $V_{\rm IL}$, both codes will read 7F

6 7th May '99



Programming of the HT27LC010

When the HT27LC010 is delivered, the chip has all 1024K bits in the "ONE", or HIGH state. "ZEROs" are loaded into the HT27LC010 through programming.

The programming mode is entered when $12.5\pm0.2V$ is applied to the VPP pin, \overline{OE} is at V_{IH} , and \overline{CE} and \overline{PGM} are V_{IL} . For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

The programming flowchart in Figure 3 shows the fast interactive programming algorithm. The interactive algorithm reduces programming time by using 30 µs to 105 µs programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached while sequencing through each address of the HT27LC010. This process is repeated while sequencing through each address of the HT27LC010. This part of the programming algorithm is done at V_{CC} =6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at V_{CC}=V_{PP}=5.25±0.25V to verify the entire memory.

Program inhibit mode

Programming of multiple HT27LC010 in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for $\overline{\text{CE}}$, all like inputs of the parallel HT27LC010 may be common. A TTL low-level program pulse applied to an HT27LC010 $\overline{\text{CE}}$ input with Vpp=12.5±0.2V, $\overline{\text{PGM}}$ LOW, and $\overline{\text{OE}}$ HIGH will program that HT27LC010. A high-level $\overline{\text{CE}}$ input inhibits the HT27LC010 from being programmed.

Program verify mode

Verification should be performed on the programmed bits to determine whether they were correctly programmed. The verification should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and VPP at its programming voltage.

Auto product identification

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and the type. This mode is intended for programming to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C±5°C ambient temperature range that is required when programming the HT27LC010.

To activate this mode, the programming equipment must force $12.0\pm0.5V$ on the address line A9 of the HT27LC010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} , when A1= V_{IH} . All other address lines must be held at V_{IH} during Auto Product Identification mode.

Byte 0 (A0=V $_{\rm IL}$) represents the manufacturer code, and byte 1 (A0=V $_{\rm IH}$), the device code. For HT27LC010, these two identifier bytes are given in the Mode Select Table. All identifiers for the manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit. When A1=V $_{\rm IL}$, the HT27LC010 will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.

Read mode

7

The HT27LC010 has two control functions, both of which must be logically satisfied in order to obtain data at outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs (t_{OE}) after the falling edge of \overline{OE} , assuming the \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} – t_{OE} .



Standby mode

The HT27LC010 has CMOS standby mode which reduces the maximum VCC current to $10\mu A.$ It is placed in CMOS standby when \overline{CE} is at $V_{CC}\pm 0.3V.$ The HT27LC010 also has a TTL-standby mode which reduces the maximum VCC current to 0.6mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Two-line output control function

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selection function, while \overline{OE} be made a common connection to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System considerations

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VPP to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7µF bulk electrolytic capacitor should be used between VCC and VPP for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

7th May '99






Figure 1. A.C. waveforms for read operation





Figure 2. Programming waveforms





Note: Either 105µs or 30µs pulse.

Figure 3. Fast programming flowchart