

HT49R50A-1/HT49C50-1/HT49C50L 8-Bit LCD Type MCU

Features

- Operating voltage: 2.2V~5.5V for HT49R50A-1/HT49C50-1 1.2V~2.2V for HT49C50L
- 8 input lines
- 12 bidirectional I/O lines
- · Two external interrupt input
- Two 8-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 33×2, 33×3 or 32×4 segments
- 4K×15 program memory
- 160×8 data memory RAM
- Real Time Clock (RTC)
- · 8-bit prescaler for RTC
- · Watchdog Timer
- Buzzer output

- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 6-level subroutine nesting
- · Bit manipulation instruction
- 15-bit table read instruction
- Up to 0.5µs instruction cycle with 8MHz system clock for HT49R50A-1/HT49C50-1
- Up to 8µs instruction cycle with 500kHz system clock for HT49C50L
- 63 powerful instructions
- · All instructions in 1 or 2 machine cycles
- Low voltage reset/detector function for HT49R50A-1/HT49C50-1
- 48-pin SSOP, 100-pin QFP package

General Description


The HT49C50-1 and the HT49C50L are 8-bit high performance single chip microcontrollers. The HT49R50A-1 is the OTP version of the HT49C50-1. Its single cycle instruction and two-stage pipeline architecture make it suitable for high speed applications. The

device is suited for use in multiple LCD low power applications among which are calculators, clock timers, games, scales, leisure products, other hand held LCD products and batteries system in particular.

Rev. 1.10 1 October 21, 2002




Block Diagram



Rev. 1.10 2 October 21, 2002



Pin Assignment




Rev. 1.10 3 October 21, 2002




Pad Assignment

HT49C50-1



HT49C50L



^{*} The IC substrate should be connected to VSS in the PCB layout artwork.

Rev. 1.10 4 October 21, 2002



Pin Description

Pin Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high or None CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trigger input capability. Each bit on port can be configured as wake-up input by options. PA0~PA3 can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options.
PB0/INT0 PB1/INT1 PB2/TMR0 PB3/TMR1 PB4~PB7	-	l	PB0~PB7 constitute an 8-bit Schmitt trigger input port. Each bit on port are with pull-high resistor. Of the eight bits, PB0 and PB1 can be set as input pins or as external interrupt control pins (INT0) and (INT1) respectively, by software application. PB2 and PB3 can be set as input pin or as timer/event counter input pin TMR0 and TMR1 also by software application.
PC0~PC3	I/O	Pull-high or None CMOS or NMOS	PC0~PC3 constitute a 4-bit bidirectional input/output port with Schmitt trigger input capability. On the port, such can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options.
VSS	_	_	Negative power supply, ground
V2	I	_	LCD power supply for HT49C50L. Voltage pump for HT49R50A-1/HT49C50-1.
VLCD	I	_	Voltage pump for HT49C50L. LCD power supply for HT49R50A-1/HT49C50-1.
V1,C1,C2	ı	_	Voltage pump
SEG32/COM3 COM2~COM0	0	1/2, 1/3 or 1/4 Duty	SEG32 can be set as a segment or as a common output driver for LCD panel by options. COM2~COM0 are outputs for LCD panel plate.
SEG31~SEG0	0	_	LCD driver outputs for LCD panel segments
OSC4 OSC3	0	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD	_	_	Positive power supply
OSC2 OSC1	0 -	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be floating.
RES	ı		Schmitt trigger reset input, active low

Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to 5.5V*	Supply Voltage	V _{SS} -0.3V to 2.2V**
Storage Temperature	50°C to 125°C	Input Voltage	V _{SS} -0.3V to V _{DD} +0.3V
Operating Temperature	-40°C to 85°C		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability

"*" For HT49R50A-1/HT49C50-1

"**" For HT49C50L

Rev. 1.10 5 October 21, 2002



D.C. Characteristics

$\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}1.5\mbox{V}$ for HT49C50L, $\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}3\mbox{V}$ & $\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}5\mbox{V}$ for HT49R50A-1 and HT49C50-1

Ta=25°C

0	D		Test Conditions	N/:	_		11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
			for HT49C50L	1.2	_	2.2	V
V_{DD}	Operating Voltage	-	LVR disable (for HT49R50A-1/HT49C50-1)	2.2	_	5.5	V
		1.5V	No load, f _{SYS} =455kHz	_	60	100	μА
I _{DD1}	Operating Current (Crystal OSC)	30		_	1	2	mA
Ciys	(Crystal OSO)	5V	No load, f _{SYS} =4MHz	_	3	5	mA
		1.5V	No load, f _{SYS} =400kHz	_	50	100	μА
I_{DD2}	Operating Current (RC OSC)	3V		_	1	2	mA
	(RC OSC)	5V	No load, f _{SYS} =4MHz	_	3	5	mA
		1.5V		_	2.5	4	μΑ
I_{DD3}	Operating Current (f _{SYS} =32768Hz)	3V	No load	_	0.3	0.6	mA
(ISYS	(15YS-32700112)	5V		_	2	4	mA
		1.5V		_	0.1	0.5	μА
IOTD4	Standby Current	3V	No load, system HALT,		_	1	<u>.</u> μΑ
	(*f _S =T1)	5V	LCD off at HALT	_	_	2	μA
		1.5V		_	1	2	<u>.</u> μΑ
	Standby Current	3V	No load, system HALT,		2.5	5	μΑ
	(*f _S =32.768kHz OSC)	5V	LCD On at HALT, C type		6	10	μА
	Standby Current (*f _S =WDT RC OSC)	1.5V		_	0.5	1	<u>.</u> μΑ
I _{STB3}		3V	No load, system HALT		2	5	μA
		5V	LCD On at HALT, C type		6	10	<u>.</u> μΑ
	Standby Current	3V	No load, system HALT,		17	30	μA
I _{STB4}	(*f _S =32.768kHz OSC)	5V	LCD on at HALT, R type, 1/2 bias		34	60	μA
	Standby Current	3V	No load, system HALT,	_	13	25	<u>.</u> μΑ
I _{STB5}	(*f _S =32.768kHz OSC)	5V	LCD on at HALT, R type, 1/3 bias		28	50	<u>.</u> μΑ
	Standby Current	3V	No load, system HALT,		14	25	<u>.</u> μΑ
I _{STB6}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/2 bias		26	50	<u>.</u> μΑ
	Standby Current	3V	No load, system HALT,	_	10	20	μА
I _{STB7}	(*f _S =WDT RC OSC)	5V	LCD on at HALT, R type, 1/3 bias		19	40	<u>.</u> μ A
		1.5V		0	_	0.3V _{DD}	V
V_{IL1}	Input Low Voltage for I/O	3V	_	0		0.3V _{DD}	V
:=:	Ports, TMR and INT	5V		0		0.3V _{DD}	V
		1.5V		0.7V _{DD}	_	V _{DD}	V
V _{IH1}	Input High Voltage for I/O	3V		0.7V _{DD}		V _{DD}	V
*IH1	Ports, TMR and INT	5V		0.7V _{DD}		V _{DD}	V

Rev. 1.10 6 October 21, 2002



0	D		Test Conditions		T	Max	11
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
		1.5V		0	_	0.4V _{DD}	٧
V_{IL2}	Input Low Voltage (RES)	3V	_	0	_	0.4V _{DD}	V
		5V		0	_	0.4V _{DD}	V
		3V		0.9V _{DD}	_	V _{DD}	V
V_{IH2}	Input High Voltage (RES)	1.5V	_	0.9V _{DD}	_	V _{DD}	V
		5V		0.9V _{DD}	_	V _{DD}	V
		1.5V		0.4	0.8	_	mA
I _{OL1}	I/O Port Sink Current	3V	V_{OL} =0.1 V_{DD}	6	12	_	mA
		5V		10	25	_	mA
	I/O Port Source Current	1.5V		-0.3	-0.6	_	mA
I _{OH1}		3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
		5V		-5	-8	_	mA
	LCD Common and Segment	3V	V =0.4V	210	420	_	μΑ
I _{OL2}	Current	5V	V _{OL} =0.1V _{DD}	350	700	_	μΑ
	LCD Common and Segment	3V	V _{OH} =0.9V _{DD}	-80	-160	_	μΑ
I _{OH2}	Current	5V	VOH-0.9VDD	-180	-360	_	μΑ
		1.5V		75	150	300	kΩ
R_{PH}	Pull-high Resistance of I/O Ports and INTO, INT1	3V	_	40	60	80	kΩ
		5V		10	30	50	kΩ
V_{LVR}	Low Voltage Reset Voltage	_		2.7	3.2	3.6	V
V_{LVD}	Low Voltage Detector Voltage	_	_	3.0	3.3	3.6	V

Note: $t_{SYS}=1/f_{SYS}$

 $^{\prime\prime\star}f_S{}^{\prime\prime}$ please refer to WDT clock option

A.C. Characteristics

$\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}1.5\mbox{V}$ for HT49C50L, $\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}3\mbox{V}$ & $\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}5\mbox{V}$ for HT49R50A-1 and HT49C50-1

Ta=25°C

Councile and	Dama wa ata w		Test Conditions	Min	Typ		Unit	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
		1.5V		400	_	500	kHz	
f _{SYS1}	System Clock (Crystal OSC)	3V	_	400		4000	kHz	
		5V		400	_	8000	kHz	
	System Clock (RC OSC)	1.5V	_	400	_	500	kHz	
f _{SYS2}		3V		400	_	4000	kHz	
		5V		400	_	8000	kHz	
f _{SYS3}	System Clock (32768Hz Crystal OSC)	_	_	_	32768	_	Hz	
f _{RTCOSC}	RTC Frequency	_	_	_	32768	_	Hz	

Rev. 1.10 7 October 21, 2002



0	D		Test Conditions		Time	Max.	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	мах.	Unit
		1.5V		0	_	500	kHz
f _{TIMER}	Timer I/P Frequency	3V	_	0	_	4000	kHz
		5V		0	_	8000	kHz
		1.5V		35	70	140	μS
twotosc	Watchdog Oscillator	3V	_	45	90	180	μS
		5V		35	65	130	μS
	E (15 (1 5) WEW		For HT49C50L	10	_	_	μS
t _{RES}	External Reset Low Pulse Width	-	For HT49R50A-1/HT49C50-1	1	_	_	μS
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t _{SYS}
		1.5V		35	70	140	ms
t _{OPD}	Option Load Time During Reset	3V	_	45	90	180	ms
		5V		35	70	140	ms
t _{INT}	Interrupt Pulse Width		For HT49C50L	10	_	_	μS
I UNI	interrupt Fuise Width	_	For HT49R50A-1/HT49C50-1	1	_	_	μS

Note: t_{SYS}=1/f_{SYS}

Functional Description

Execution flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.


Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

Program counter - PC

The program counter (PC) is of 12 bits wide and controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by one. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.



Execution flow

Rev. 1.10 8 October 21, 2002



The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed with the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program memory - ROM

The program memory (ROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into $4096 \times 15\,$ bits which are addressed by the PC and table pointer.

Certain locations in the ROM are reserved for special usage:

- Location 000H
 Location 000H is reserved for program initialization.


 After chip reset, the program always begins execution at this location.
- Location 004H
 Location 004H is reserved for the external interrupt service program. If the NTO input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the external interrupt service program also. If the INT1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH

Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.



Note: n ranges from 0 to F

Program memory

M. J.		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 overflow		0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	0	1	1	0	0	0
Skip				•		PC	C+2	2				
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Note: *11~*0: Program counter bits S11~S0: Stack register bits

#11~#0: Instruction code bits @7~@0: PCL bits

Rev. 1.10 9 October 21, 2002



Location 010H

Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH, and the remaining 1 bit is read as "0". The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Stack register - STACK

The stack register is a special part of the memory used to save the contents of the PC. The stack is organized into 6 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At a commencement of a subroutine call or an interrupt acknowledgment, the contents of the PC is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a re-

turn instruction (RET or RETI), the contents of the PC is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent six return addresses are stored).

Data memory - RAM

The data memory (RAM) is designed with 192×8 bits, and is divided into two functional groups, namely special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1;10H), a Timer/Event Counter 1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, each bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1:03H).


In admiration (a)						Table L	.ocation	1				
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: *11~*0: Table location bits P11~P8: Current program Counter bits

@7~@0: Table pointer bits





RAM mapping

Indirect addressing register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator - ACC

The accumulator (ACC) is related to the ALU opera-

tions. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- · Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status register - STATUS

The status register (0AH) is of 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PD), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PD flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PD flags. Operations related to the status register, however, may yield different results from those intended. The TO and PD flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The devices provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt

Rev. 1.10 11 October 21, 2002



Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by either a system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
_	6, 7	Unused bit, read as "0"

Status register

nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the PC onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the PC is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT0}}$ or $\overline{\text{INT1}},$ and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related

interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External interrupt 0	1	04H
b	External interrupt 1	2	08H
С	Timer/Event Counter 0 overflow	3	0CH
d	Timer/Event Counter 1 overflow	4	10H
е	Time base interrupt	5	14H
f	Real time clock interrupt	6	18H

The Timer/Event Counter 0 interrupt request flag (T0F), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0

Rev. 1.10 12 October 21, 2002



Register	Bit No.	Label	Function
	0	ЕМІ	Controls the master (global) interrupt (1=enabled; 0=disabled)
	1 EEI0		Controls the external interrupt 0 (1=enabled; 0=disabled)
	2	EEI1	Controls the external interrupt 1 (1=enabled; 0=disabled)
INTC0	3	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
5	4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
	5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
	6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
	7	_	Unused bit, read as "0"
	0		Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
	1	ETBI	Controls the time base interrupt (1=enabled; 0:disabled)
	2	ERTI	Controls the real time clock interrupt (1=enabled; 0:disabled)
INTC1	3	_	Unused bit, read as "0"
(1EH)	4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
	5	TBF	Time base request flag (1=active; 0=inactive)
	6	RTF	Real time clock request flag (1=active; 0=inactive)
	7	_	Unused bit, read as "0"

INTC register

interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. At this time, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator configuration


These devices provide three oscillator circuits for system clocks, i.e., RC oscillator and crystal oscillator, de-

termined by option. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator and ignores external signal to conserve power.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $24k\Omega$ to $1M\Omega$ for HT49R50A-1/HT49C50-1 and from $560k\Omega$ to $1M\Omega$ for HT49C50L. The system clock, divided by 4, is



System oscillator



32768Hz crystal/RTC oscillator

Rev. 1.10 13 October 21, 2002



available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4, and two external capacitors along with one external resistor are required for the oscillator circuit in order to get a stable frequency.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $78\mu s$. The WDT oscillator can be disabled by option to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by option. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is as $f_S/2^{16} \sim f_S/2^{15}$.

If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.


When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the PC and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted,

i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function timer

These devices provide a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of a 7-stage divider and an 8-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e.., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^8$) for LCD driver circuits, and a selectable frequency signal (ranges from $f_{\rm S}/2^2$ to $f_{\rm S}/2^9$) for the buzzer output by option. It is recommended to select a near 4kHz signal to LCD driver circuits for proper display.




Watchdog Timer

Rev. 1.10 14 October 21, 2002



Time base


The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^{12}$ to $f_{\rm S}/2^{15}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal also can be applied to be a clock source of Timer/Event Counter 1 for getting a longer timer-out period.



Time base

Real time clock - RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^8$ to $f_{\rm S}/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs. The real time clock time-out signal also can be applied to be a clock source of Timer/Event Counter 0 for getting a longer time-out period.



Real time clock

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 ^{8*}
0	0	1	2 ^{9*}
0	1	0	2 ^{10*}
0	1	1	2 ^{11*}
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Note: *: not recommended to be used

Power down operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PD flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by option. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awaken using that interrupt.

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.



Reset

There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the PC and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES Wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT Wake-up HALT


Note: "u" means "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state. Awaking from the HALT state, the SST delay is added.


An extra SST delay is added during the power-up period and any wakeup from the HALT may enable only the SST delay.

The functional unit chip reset status is shown below.


PC	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time base	Cleared. After master reset, WDT starts counting
Timer/Event Counter	Off
Input/output ports	Input mode
SP	Points to the top of the stack



Reset circuit



Reset timing chart



Reset configuration



The states of the registers are summarized below:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0C	0000 1	0000 1	0000 1	0000 1	uuuu u
TMR1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	000H	000H	000H	000H	000H
MP0	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ВР	0	0	0	0	u
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	xxxx 1111	xxxx 1111	xxxx 1111	xxxx 1111	xxxx uuuu

Note: "*" refers to warm reset
"u" means "unchanged"

"x" means "unknown"

Timer/Event Counter

Two timer/event counters are implemented in the devices. Both of them contain an 8-bit programmable count-up counter.

The timer/event counter 0 clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by option.

The timer/event counter 1 clock source may come from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by option. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The two timer/event counters are operated almost in the same manner, except the clock source and related registers.

There are two registers related to the Timer/Event Counter 0, i.e., TMR0 ([0DH]) and TMR0C ([0EH]), and two registers related to the Timer/Event Counter 1, i.e., TMR1 ([10H], and TMR1C ([11H]). There are also two

physical registers are mapped to TMR0 (TMR1) location; writing TMR0 (TMR1) places the starting value in the timer/event counter preload register, while reading it yields the contents of the timer/event counter. TMR0C and TMR1C are timer/event counter control registers used to define some options.

The TN0 and TN1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1).

In the pulse width measurement mode with the values of the TON and TE bits equal to one, after the TMR0 (TMR1) has received a transient from low to

Rev. 1.10 17 October 21, 2002




high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be made until the TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting according not to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C or TMR1C) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also

be applied to a PFD (Programmable Frequency Divider) output at PA3 by option. Only one PFD (PFD0 or PFD1) can be applied to PA3 by option . No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output and executing "SET [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/ event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors. As this may results in a counting error, blocking of the clock should be taken into account by the programmer.



Timer/Event Counter 0

Label (TMR0C)	Bits	Function	
_	0~2	Unused bit, read as "0"	
TE	3	To define the TMR0 active edge of timer/event counter (0=active on low to high; 1=active on high to low)	
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)	
TN2	5	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0=RTC outputs; 1= system clock or system clock/4)	
TN0 TN1 TN2 TN3 TN4 TN5 TN5 TN5 TN5 TN6 TN6 TN7 TN7 TN8 TN8 TN8 TN8 TN8 TN8		01=Event count mode (External clock) 10=Timer mode (Internal clock) 11=Pulse Width measurement mode (External clock)	

TMR0C register

Rev. 1.10 18 October 21, 2002



It is strongly recommended to load a desired value into the TMR0/TMR1 register first, then turn on the related timer/event counter for proper operation. Because the initial value of TMR0/TMR1 is unknown.

Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredicatable result. After this procedure, the timer/event function can be operated normally. The example given below, using two 8-bit width Timer's (timer 0 ;timer 1) cascade into 16-bit width.

START:

mov a, 09h; Set ET0I&EMI bits to mov intc0, a; enable timer 0 and

; global interrupt

mov a, 01h ; Set ET1I bit to enable

mov intc1, a ; timer 1 interrupt

mov a, 80h ; Set operating mode as

mov tmr1c, a ; timer mode and select mask

; option clock source

mov a, 0a0h ; Set operating mode as timer mov tmr0c, a ; mode and select system

; clock/4

set tmr1c.4 ; Enable then disable timer 1

clr tmr1c.4 : for the first time

mov a, 00h ; Load a desired value into


mov tmr0, a ; the TMR0/TMR1 register

mov a, 00h ; mov tmr1, a ;

set tmr0c.4 ; Normal operating

set tmr1c.4 ;

END



Timer/Event Counter 1

Label (TMR1C)	Bits	Function				
_	0~2	Unused bit, read as "0"				
TE	3	To define the TMR1 active edge of timer/event counter (0= active on low to high; 1= active on high to low)				
TON	4	To enable/disable timer counting (0= disabled; 1= enabled)				
TN2	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0= options clock source; 1= system clock/4)					
TN1 TN0	7 6	To define the operating mode 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused				

TMR1C register




Input/output ports

There are a 12-bit bidirectional input/output port, an 8-bit input port in the devices, labeled PA, PB and PC which are mapped to [12H], [14H] and [16H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by option. PA4~PA7 are always pull-high and NMOS (input/output). If you choose NMOS (input), each bit on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. The contents of PC4~PC7 are unknown. PC can be configured as CMOS output or NMOS input/output with or without pull-high resistor by option. All the port for the input operation (PA, PB and PC), these ports are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H or 14H). For PA, PC output operation, all data are latched and remain unchanged until the output latch is rewrit-

When the PA and PC structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data.

After chip reset, these input lines remain at the high level or are left floating (by options). Each bit of these output latches can be set or cleared by the "MOV [m], A" (m=12H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator. When a PA or PC line is used as an I/O line, the related PA or PC line options should be configured as NMOS with or without pull-high resistor. Once a PA or PC line is selected as a CMOS output, the I/O function cannot be used.




The input state of a PA or PC line is read from the related PA or PC pad. When the PA or PC is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA or PC. Since the read-modify-write will read the entire port state (pads state) firstly, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, $PA1/\overline{BZ}$ and PA3/PFD.

The BZ and \overline{BZ} are buzzer driving output pair and the PFD is a programmable frequency divider output. If the user wants to use the BZ/ \overline{BZ} or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers and defined in the following table.

PA1 Data Register	PA0 Data Register	PA0/PA1 Pad State
0	0	PA0=BZ, PA1=BZ
1	0	PA0=BZ, PA1=0
Х	1	PA0=0, PA1=0

Note: "X" stands for "undefined"



Input/output ports



Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	Х	0	U	X
OFF	Х	1	0	Х
ON	N	0	PFD	f _{INT} /[2×(256–N)]
ON	N	1	0	Х

Note: "X" stands for "undefined"
"U" stands for "unknown"

The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

LCD display memory

The devices provides an area of embedded data memory for LCD display. This area is located from 40H to 60H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "1", any data written into 40H~60H will effect the LCD display. When the BP is cleared to "0", any data written into 40H~60H means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the devices.


LCD driver output

The output number of the LCD driver can be 33×2 or 33×3 or 32×4 by options (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type of LCD driver can be "R" type (for HT49R50A-1/HT49C50-1) or "C" type. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The bias voltage of LCD driver can be 1/2 bias or 1/3 bias by options.

Low voltage reset/detector functions


There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.

The LVR has the same effect or function with the external $\overline{\text{RES}}$ signal which performs chip reset. During HALT state, LVR is disabled.



Rev. 1.10 21 October 21, 2002






Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used. VA=VLCD, VB=1/2 VLCD for HT49R50A-1/HT49C50-1 VA=2V2, VB=V2, C type for HT49C50L

LCD driver output (1/3 duty, 1/2 bias, R/C type)

Rev. 1.10 22 October 21, 2002





Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD 1/3 bias only for HT49R50A-1/HT49C50-1

LCD driver output (1/4 duty, 1/3 bias, C type)

The RTCC register definitions are listed in the table on the next page.

Register	Bit No.	Label	Read/Write	Reset	Function		
RTCC (09H)	0~2	RT0~RT2	R/W	111B	8 to 1 multiplexer control inputs to select the real clock prescaler output		
	3	LVDC*	R/W	0	LVD enable/disable (1/0)		
	4	QOSC	R/W	0	32768Hz OSC quick start-up oscillating 0/1: quickly/slowly start		
	5	LVDO*	R	0	LVD detection output (1/0) 1: low voltage detected		
	6~7	_	_	_	Unused bit, read as "0"		

Note: "*" For HT49R50A-1/HT49C50-1

Rev. 1.10 23 October 21, 2002



Options

The following shows the options in the devices. All these options should be defined in order to ensure proper system functioning.

Options

OSC type selection.

This option is to determine whether an RC or Crystal or 32768Hz crystal oscillator is chosen as system clock.

WDT Clock source selection.

RTC and Time Base. There are three types of selection: system clock/4 or RTC OSC or WDT OSC.

WDT enable/disable selection.

WDT can be enabled or disabled by options.

CLR WDT times selection.

This option defines how to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the WDT be cleared.

Time Base time-out period selection.

The Time Base time-out period ranges from clock/2¹² to clock/2¹⁵. "Clock" means the clock source selected by options.

Buzzer output frequency selection.

There are eight types of frequency signals for buzzer output: Clock/2²~Clock/2⁹. "Clock" means the clock source selected by options.

Wake-up selection.

This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge.

Pull-high selection.

This option is to decide whether the pull-high resistance is visible or not on the PA0~PA3 and PC. (PB and PA4~PA7 are always pull-high)

PA0~PA3 and PC CMOS or NMOS selection.

The structure of PA0~PA3 and PC each 4 bits can be selected as CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations. (PA4~PA7 are always NMOS)

Clock source selection of Timer/Event Counter 0. There are two types of selection: system clock or system clock/4.

Clock source selection of Timer/Event Counter 1. There are three types of selection: TMR0 overflow, system clock or Time Base overflow.

I/O pins share with other functions selection.

PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs.

PA3/PFD: PA3 can be set as I/O pins or PFD output.

LCD common selection.

There are three types of selection: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG32" will be set as a common output.

LCD bias power supply selection.

There are two types of selection: 1/2 bias or 1/3 bias.

LCD bias type selection.

This option is to decide what kind of bias is selected, R type or C type.

LCD driver clock selection.

There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S " means the clock source selection by options.

LCD ON/OFF at HALT selection

LVR selection.

LVR has enable or disable options

LVD selection.

LVD has enable or disable options

PFD selection.


If PA3 is set as PFD output, there are two types of selection; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 respectively.

Rev. 1.10 24 October 21, 2002




Application Circuits


RC oscillator application



Crystal oscillator application



32768Hz crystal oscillator application




Note: C1=C2=300pF if f_{SYS} < 1MHz, Otherwise, C1=C2=0

The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\text{RES}}$ to high.


Rev. 1.10 25 October 21, 2002




RC oscillator application



Crystal oscillator application



32768Hz crystal oscillator application



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

Rev. 1.10 26 October 21, 2002



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory	1 1(1) 1 1 1(1) 1 1 1(1) 1 1(1) 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	IV /	С
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] ANDM A,[m] XORM A,[m] XORM A,[m] AND A,X OR A,X CPL [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory	1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1)	Z Z Z Z Z Z Z Z Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1(1) 1 1(1) 1 1(1) 1 1(1)	None None C C None None C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		,	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾	None None

Rev. 1.10 27 October 21, 2002



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	s		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected
- (1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.

Rev. 1.10 28 October 21, 2002



Instruction Definition

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_	_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	О
_	_	_	_	√	√	√	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation $[m] \leftarrow ACC+[m]$

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√



AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical AND op-

eration. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_	_	_	√	_	_

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical AND operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical AND op-

eration. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_		√		_

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

Operation Stack \leftarrow PC+1

 $\mathsf{PC} \leftarrow \mathsf{addr}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation $[m] \leftarrow 00H$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_





CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation $[m].i \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are

cleared.

Operation WDT \leftarrow 00H

PD and TO \leftarrow 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	0	0	_	_		_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.

Operation WDT \leftarrow 00H*

PD and TO ← 0*

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction, sets the indicated flag which implies

this instruction has been executed and the TO and PD flags remain unchanged.

Operation WDT \leftarrow 00H*

PD and TO ← 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	_

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation $[m] \leftarrow [\overline{m}]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_		√

DEC [m] Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation $[m] \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	1	_	_		√		_

DECA [m] Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]-1$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation $PC \leftarrow PC+1$

 $PD \leftarrow 1$ $TO \leftarrow 0$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0	1	_	_	_	_

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation $PC \leftarrow addr$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation $ACC \leftarrow [m]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_





MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation $[m] \leftarrow ACC$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation $PC \leftarrow PC+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical_OR operation. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

OR A,x Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical_OR operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical_OR operation. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "OR" [m]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



RET Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation $PC \leftarrow Stack$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RET A,x Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation $PC \leftarrow Stack$

 $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RETI Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the

EMI bit. EMI is the enable master (global) interrupt bit.

Operation $PC \leftarrow Stack$

 $EMI \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0 \sim 6)

 $[m].0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow [m].7$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored

in the accumulator but the contents of the data memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{l} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \ \leftarrow [\mathsf{m}].7 \end{array}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

 $\label{eq:continuous} Operation \qquad \qquad [m].i \leftarrow [m].(i+1); \ [m].i:bit \ i \ of \ the \ data \ memory \ (i=0~6)$

 $[m].7 \leftarrow C$ $C \leftarrow [m].0$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√



RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{c} \mathsf{ACC.7} \leftarrow \mathsf{C} \\ \mathsf{C} \leftarrow [\mathsf{m}].0 \end{array}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_			_	_	_		√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	\checkmark	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_		√	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise precedually the post instruction (4 cycle)

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC \leftarrow ([m]-1)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation $[m] \leftarrow FFH$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation $[m].i \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
	_	_		_	_	_	

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, $[m] \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SNZ [m].i Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SUB A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation $ACC \leftarrow ACC+[\overline{m}]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation $[m] \leftarrow ACC + [\overline{m}] + 1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + x + 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_		_	_	\checkmark	√	\checkmark	~

SWAP [m] Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation [m].3~[m].0 \leftrightarrow [m].7~[m].4

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SWAPA [m] Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation ACC.3~ACC.0 \leftarrow [m].7~[m].4

 $ACC.7\sim ACC.4 \leftarrow [m].3\sim [m].0$

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	_	_		

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

to the specified data memory and the high byte transferred to TBLH directly.

Operation $[m] \leftarrow ROM \text{ code (low byte)}$

 $\mathsf{TBLH} \leftarrow \mathsf{ROM} \; \mathsf{code} \; (\mathsf{high} \; \mathsf{byte})$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_	_	_	_	_	_

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to

the data memory and the high byte transferred to TBLH directly.

Operation $[m] \leftarrow ROM \text{ code (low byte)}$

TBLH ← POM code (high byte)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive_OR operation and the result is stored in the accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√		_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation $ACC \leftarrow ACC "XOR" x$


TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



Package Information

48-pin SSOP (300mil) outline dimensions








Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
Α	395	_	420	
В	291	_	299	
С	8	_	12	
C'	613	_	637	
D	85	_	99	
E	_	25	_	
F	4	_	10	
G	25	_	35	
Н	4	_	12	
α	0°	_	8°	

Rev. 1.10 42 October 21, 2002



100-pin QFP (14×20) outline dimensions




Ob. a.l	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
Α	18.80	_	19.20	
В	13.90	_	14.10	
С	24.80	_	25.20	
D	19.90	_	20.10	
E	_	0.65	_	
F	_	0.30	_	
G	2.50		3.10	
Н	_	_	3.40	
I	_	0.10	_	
J	1	_	1.40	
K	0.10	_	0.20	
α	0°	_	7°	

Rev. 1.10 43 October 21, 2002



Product Tape and Reel Specifications

Reel dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 -0.2
T2	Reel Thickness	38.2±0.2

Rev. 1.10 44 October 21, 2002



Carrier tape dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5

Rev. 1.10 45 October 21, 2002



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.