

HUF76129P3, HUF76129S3, HUF76129S3S

61A, 30V, 0.016 Ohm, N-Channel,
Logic Level UltraFET Power MOSFET

May 1998

Features

- Logic Level Gate Drive
- 61A, 30V
- *Ultra Low On-Resistance*, $r_{DS(ON)} = 0.016\Omega$
- Diode Exhibits Both High Speed and Soft Recovery
- *Temperature Compensating PSPICE Model*
- *Temperature Compensating SABER Model*
- *Thermal Impedance SPICE Model*
- *Thermal Impedance SABER Model*
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
HUF76129P3	TO-220AB	76129P
HUF76129S3	TO-262AA	76129S
HUF76129S3S	TO-263AB	76129S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76129S3ST.




Description




These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process. This advanced process technology achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76129.

Symbol



Packaging



HUF76129P3, HUF76129S3, HUF76129S3S

Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

			UNITS
Drain to Source Voltage (Note 1)	V_{DS}	30	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	30	V
Gate to Source Voltage	V_{GS}	± 16	V
Drain Current			
Continuous (Figure 2) ($T_C = 25^{\circ}\text{C}$)	I_D	61	A
Continuous (Figure 2) ($T_C = 100^{\circ}\text{C}$)	I_D	43	
Pulsed Drain Current	I_{DM}	Figure 5	
Pulsed Avalanche Rating	E_{AS}	Figures 6, 16, 17	
Power Dissipation	P_D	105	W
Derate Above 25°C		0.70	$\text{W}/^{\circ}\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to 175	$^{\circ}\text{C}$
Maximum Temperature for Soldering			
Leads at 0.063in (1.6mm) from Case for 10s	T_L	300	$^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260	$^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 150°C .

Electrical Specifications $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$ (Figure 11)	30	-	-	V
Gate to Source Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$ (Figure 10)	1	-	3	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$	-	-	1	μA
		$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $T_C = 150^{\circ}\text{C}$	-	-	250	μA
Gate to Source Leakage Current	I_{GSS}	$V_{GS} = \pm 16\text{V}$	-	-	± 100	nA
Drain to Source On Resistance	$r_{DS(ON)}$	$I_D = 61\text{A}$, $V_{GS} = 4.5\text{V}$ (Figures 9, 14)	-	0.0195	0.022	Ω
		$I_D = 61\text{A}$, $V_{GS} = 5\text{V}$	-	0.0175	0.020	Ω
		$I_D = 61\text{A}$, $V_{GS} = 10\text{V}$	-	0.014	0.016	Ω
Turn-On Time	t_{ON}	$V_{DD} = 15\text{V}$, $I_D \cong 61\text{A}$, $R_L = 0.246\Omega$, $V_{GS} = 5\text{V}$, $R_{GS} = 9.1\Omega$ (Figures 15, 20, 21)	-	-	145	ns
Turn-On Delay Time	$t_{d(ON)}$		-	15	-	ns
Rise Time	t_r		-	82	-	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	25	-	ns
Fall Time	t_f		-	28	-	ns
Turn-Off Time	t_{OFF}		-	-	80	ns
Total Gate Charge	$Q_{g(TOT)}$	$V_{GS} = 0\text{V}$ to 10V	-	33	40	nC
Gate Charge at 5V	$Q_{g(5)}$	$V_{GS} = 0\text{V}$ to 5V	-	18	22	nC
Threshold Gate Charge	$Q_{g(TH)}$	$V_{GS} = 0\text{V}$ to 1V	-	1.4	1.7	nC
Input Capacitance	C_{ISS}	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$ (Figure 12)	-	1300	-	pF
Output Capacitance	C_{OSS}		-	600	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	100	-	pF
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)	-	-	1.43	$^{\circ}\text{C}/\text{W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220AB, TO-262AA, TO-263AB	-	-	62	$^{\circ}\text{C}/\text{W}$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	$I_{SD} = 61\text{A}$	-	-	1.25	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 61\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	63	ns
Reverse Recovered Charge	Q_{RR}	$I_{SD} = 61\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	86	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)



NOTE: Refer to Harris Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Harris Application Notes 7254 and 7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 14. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 16. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. GATE CHARGE TEST CIRCUIT




FIGURE 19. GATE CHARGE WAVEFORMS




FIGURE 20. SWITCHING TIME TEST CIRCUIT




FIGURE 21. SWITCHING TIME WAVEFORM

PSPICE Electrical Model

SUBCKT HUF76129 2 1 3 ; REV January 1998

CA 12 8 1.76e-9
CB 15 14 1.76e-9
CIN 6 8 1.3e-9

DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 37
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9
LGATE 1 9 5.53e-9
LSOURCE 3 7 2.4e-9

MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 2.25e-3
RGATE 9 20 3.6e-1
RLDRAIN 2 5 10
RLGATE 1 9 55.3
RLSOURCE 3 7 24
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 11e-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1


ESLC 51 50 VALUE=((V(5,51)/ABS(V(5,51)))^(PWR(V(5,51)/(1e-6*1000),3.5)))

.MODEL DBODYMOD D (IS = 1.65e-12 IKF = 4 TIKF = 1e-2 RS = 7e-3 TRS1 = 5e-4 TRS2 = -1e-6 CJO = 2.1e-9 TT = 4e-7 M = 4e-1 XTI = 4.75)
.MODEL DBREAKMOD D (RS = 2.2e-2 TRS1 = 4e-3 TRS2 = 3e-5 IKF = 10)
.MODEL DPLCAPMOD D (CJO = 7.8e-10 IS = 1e-30 N = 10 M = 7e-1 VJ = 1.45)
.MODEL MMEDMOD NMOS (VTO = 1.95 KP = 5.75 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1)
.MODEL MSTROMOD NMOS (VTO = 2.3 KP = 110 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL MWEAKMOD NMOS (VTO = 1.6 KP = 2e-2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 10)
.MODEL RBREAKMOD RES (TC1 = 9.8e-4 TC2 = -1e-10)
.MODEL RDRAINMOD RES (TC1 = 9e-3 TC2 = 5e-5)
.MODEL RSLCMOD RES (TC1 = 1e-4 TC2 = 1.05e-6)
.MODEL RSOURCEMOD RES (TC1 = 2e-3 TC2 = 2e-6)
.MODEL RVTHRESMOD RES (TC1 = -1.5e-3 TC2 = -2.6e-5)
.MODEL RVTEMPMOD RES (TC1 = -1.75e-3 TC2 = 1.45e-6)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.75 VOFF = -1.75)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.75 VOFF = -5.75)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.00 VOFF = 0.50)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.50 VOFF = 0.00)

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SABER Electrical Model

nom temp=25 deg c 30v LL Ultrafet

REV January 1998

template huf76129 n2,n1,n3

electrical n2,n1,n3

```
{
var i iscl
d..model dbodymod = (is=1.65e-12, xti=4.75, cjo=2.1e-9, tt=40e-8, m=4e-1)
d..model dbreakmod = (is=1e-14)
d..model dplcapmod = (cjo=7.8e-10, is=1e-30, n=10, m=7e-1)
m..model mmedmod = (type=_n, vto=1.9, kp=5.75, is=1e-30, tox=1)
m..model mstrongmod = (type=_n, vto=2.3, kp=110, is=1e-30, tox=1)
m..model mweakmod = (type=_n, vto=1.6, kp=2e-2, is=1e-30, tox=1)
sw_vcsp..model s1amod = (ron=1e-5, roff=0.1, von=-5.75, voff=-1.75)
sw_vcsp..model s1bmod = (ron=1e-5, roff=0.1, von=-1.75, voff=-5.75)
sw_vcsp..model s2amod = (ron=1e-5, roff=0.1, von=0, voff=0.5)
sw_vcsp..model s2bmod = (ron=1e-5, roff=0.1, von=0.5, voff=0)

```

```
c.ca n12 n8 = 1.76e-9
c.cb n15 n14 = 1.76e-9
c.cin n6 n8 = 1.3e-9

```

```
d.dbody n7 n71 = model=dbodymod
d.dbreak n72 n11 = model=dbreakmod
d.dplcap n10 n5 = model=dplcapmod

```

```
i.it n8 n17 = 1

```

```
l.ldrain n2 n5 = 1e-9
l.lgate n1 n9 = 5.53e-9
l.lsource n3 n7 = 2.4e-9

```

```
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u

```

```
res.rbreak n17 n18 = 1, tc1=1.02e-3, tc2=-1e-6
res.rbody n71 n5 = 7.0e-3, tc1=5e-4, tc2=-1e-6
res.rdbreak n72 n5 = 2.2e-2, tc1=4e-3, tc2=1e-4
res.rdrain n50 n16 = 2.25e-3, tc1=9e-3, tc2=5e-5
res.rgate n9 n20 = 3.6 e-1
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 55.3
res.rlsource n3 n7 = 24
res.rslc1 n5 n51 = 1e-6, tc1=1e-4, tc2=-1.05e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 11e-3, tc1=2e-3, tc2=2e-6
res.rvtemp n18 n19 = 1, tc1=-1.5e-3, tc2=-2.6e-5
res.rvthres n22 n8 = 1, tc1=-1.75e-3, tc2=-1.45e-6

```

```
spe.ebreak n11 n7 n17 n18 = 37
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1

```


```
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod

```

```
v.vbat n22 n19 = dc=1

```

```
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/1000))** 3.5 ))
}
}
```



SPICE Thermal Model

REV January 1997

HUF76129

CTHERM1 7 6 1.10e-5
 CHERM2 6 5 2.70e-2
 CHERM3 5 4 3.90e-2
 CHERM4 4 3 1.00e-2
 CHERM5 3 2 2.30e-2
 CHERM6 2 1 1.80


RHERM1 7 6 1.00e-4
 RHERM2 6 5 5.00e-4
 RHERM3 5 4 2.90e-2
 RHERM4 4 3 4.80e-1
 RHERM5 3 2 2.80e-1
 RHERM6 2 1 1.00e-1

SABER Thermal Model

Saber thermal model HUF76129


```
template thermal_model th tl
thermal_c th, tl
{
    ctherm.ctherm1 th c2 =1.10e-5
    ctherm.ctherm2 c2 c3 =2.70e-2
    ctherm.ctherm3 c3 c4 =3.90e-2
    ctherm.ctherm4 c4 c5 =1.00e-2
    ctherm.ctherm5 c5 c6 =2.30e-2
    ctherm.ctherm6 c6 tl=1.80

    rtherm.rtherm1 th c2 =1.00e-4
    rtherm.rtherm2 c2 c3 =5.00e-4
    rtherm.rtherm3 c3 c4 =2.90e-2
    rtherm.rtherm4 c4 c5 =4.80e-1
    rtherm.rtherm5 c5 c6 =2.80e-1
    rtherm.rtherm6 c6 tl=1.00e-1
}
```



TO-220AB

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE




SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b ₁	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D ₁	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E ₁	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
e ₁	0.200 BSC		5.08 BSC		5
H ₁	0.235	0.255	5.97	6.47	-
J ₁	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L ₁	0.130	0.150	3.31	3.81	2
$\varnothing P$	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L_1 .
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 2 dated 7-97.

TO-263AB

24mm TAPE AND REEL



Revision 9 dated 1-98