



HV16

8-Channel High Voltage Analog Switch

Ordering Information

V _{PP}	V _{NN}	V _{SIG}	Package Options				
			24-pin Ceramic Side-brazed DIP*	Die	36-pin Leaded Ceramic Chip Carrier*	24-pin Plastic DIP	28-lead Plastic Chip Carrier
+70V	-70V	110V P-P	HV1614C	HV1614X	HV1614CS	HV1614P	HV1614PJ
+80V	-80V	130V P-P	HV1616C	HV1616X	HV1616CS	HV1616P	HV1616PJ

* Consult factory for Cerdip and Ceramic LCC availability.

Features

- ☐ HVC MOS[®] technology
- ☐ Up to 130V peak to peak switching capability
- ☐ Output On-resistance typically 40 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 45 dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power and excellent noise immunity
- ☐ On-chip shift register and latch logic circuitry
- ☐ Surface mount package available

General Description

This device is an 8-channel high-voltage integrated circuit (HVIC) intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. Using HVC MOS technology, this HVIC combines high voltage bi-lateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V _{DD} Logic power supply voltage	-0.5V to +18V
V _{PP} - V _{NN} supply voltage	174V†
V _{PP} Positive high voltage supply	-0.5V to +90V†
V _{NN} Negative high voltage supply	+0.5V to -90V†
Logic input voltages	-0.5V to V _{DD} +0.3V
Analog signal range	V _{NN} to V _{PP}
Peak analog signal current/channel	1.5A
Storage temperature	-65°C to +150°C
Power dissipation	800mW

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

† For HV1616

Electrical Characteristics

SUPERTEX INC

(over operating conditions, $V_{PP} = +80V$, $V_{NN} = -80V$ and $V_{DD} = 15V$ unless otherwise noted)*

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Switch (ON) Resistance	R_{ONS}		50		40	50		60	ohms	$I_{SW} = 5mA$, $V_{SIG} = 0V$
Switch (ON) Resistance	R_{ONS}		35		25	35		45	ohms	$I_{SW} = 200mA$, $V_{SIG} = 0V$
Switch (ON) Resistance	R_{ONS}		55		45	55		65	ohms	$V_{PP} = +50V$, $V_{NN} = -50V$, $I_{SW} = 5mA$, $V_{SIG} = 0V$
Switch (ON) Resistance	R_{ONS}		40		25	40		50	ohms	$V_{PP} = +50V$, $V_{NN} = -50V$, $I_{SW} = 200mA$, $V_{SIG} = 0V$
Switch (ON) Resistance Matching	ΔR_{ONS}		15			15		15	%	$V_{PP} = +50V$, $V_{NN} = -50V$, $I_{SW} = 5mA$, $V_{SIG} = 0V$
Switch Off Leakage	I_{SOL}		50		0.5	50		150	μA	$V_{SIG} = V_{PP} - 10V$ thru 10K Ω with 8 SWS in parallel
DC Offset Switch Off			500		100	500		500	mV	$R_L = 100K\Omega$
DC Offset Switch On			500		100	500		500	mV	$R_L = 100K\Omega$
Pole to Pole Switch Capacitance	C_{SW}		10		4.5	10		10	pF	DC Bias = 40V $f = 1MHz$
Logic Input Capacitance	C_{IN}				3.5				pF	
Pos. HV Supply Current	I_{PPQ}		200		50	200		200	μA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}		-200		-50	-200		-200	μA	
Pos. HV Supply Current	I_{PPQ}				0.8	1.6			mA	1 SW ON, $I_{SW} = 5mA$, $V_{SIG} = 0V$
Neg. HV Supply Current	I_{NNQ}				-0.8	-1.6			mA	
Pos. HV Supply Current	I_{PPQ}				0.6	1.2			mA	$V_{PP} = +50V$, $V_{NN} = -50V$, 1 SW ON, $I_{SW} = 5mA$
Neg. HV Supply Current	I_{NNQ}				-0.6	-1.2			mA	
Switch Output Peak Current					1.5				A	$V_{SIG} \leq 0.1\%$ Duty Cycle, $f = 10KHz$
Logic Supply Average Current	I_{DD}				4	6			mA	$f_{CLK} = 3MHz$
Logic Supply Quiescent Current	I_{DDQ}				10	500			μA	
Data Out Source Current	I_{SOR}	0.7		0.8	0.9		0.7		mA	$V_{OUT} = V_{DD} - 0.7V$
Data Out Sink Current	I_{SINK}	0.7		0.8	0.9		0.7		mA	$V_{OUT} = 0.7V$

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Set Up Time Before $\overline{LE}$ Rises	t_{SD}			260					ns	
Time Width of $\overline{LE}$	t_{WLE}			300					ns	
Clock Delay Time to Data Out	t_{DO}				250	330			ns	
Turn On Time	t_{ON}		5.0		2.5	5.0		5.0	μs	$R_L = 10K\Omega$
Turn Off Time	t_{OFF}		10		5.0	10		10	μs	$R_L = 10K\Omega$
Off Isolation	KO			-35	-45				dB	Signal Freq. = 5MHz
Max Clock Freq	f_{CLK}					3.0			MHz	50% Duty Cycle $t_{DATA} = t_{CLK}/2$
Set Up Time Data to Clock	t_{SU}			0					ns	
Hold Time Data from Clock	t_h			35					ns	
Switch Crosstalk	K_{CR}				-45				dB	Signal Freq. = 5MHz

* For HV1616: For HV1614: $V_{PP} = +70V$, $V_{NN} = -70V$, and $V_{DD} = 15V$.

Operating Conditions


SUPERTEX INC

Symbol	Parameter	Device		Value
		HV1614	HV1616	
V_{DD}	Logic power supply voltage	X	X	+10.0V to +15.5V
V_{PP}	Positive high voltage supply	X		+50V to +70V
			X	+50V to +80V
V_{NN}	Negative high voltage supply	X		-50V to -70V
			X	-50V to -80V
V_{IH}	High level input voltage	X	X	$V_{DD} - 2V$ to V_{DD}
V_{IL}	Low-level input voltage	X	X	0 to 2.0V
V_{SIG}	Analog signal voltage peak to peak	X	X	$V_{NN} + 15V$ to $V_{PP} - 15V$
T_A	Operating free air-temperature	X	X	0° to 70°C


Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.


Test Circuits



Logic Timing Waveforms



Logic Diagram



Truth Table







SUPERTEX INC

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	OFF							
H								L	ON							
	L							L		OFF						
	H							L		ON						
		L						L			OFF					
		H						L			ON					
			L					L				OFF				
			H					L				ON				
				L				L					OFF			
				H				L					ON			
					L			L						OFF		
					H			L						ON		
						L		L							OFF	
						H		L							ON	
							L	L								OFF
							H	L								ON
X	X	X	X	X	X	X	X	H	HOLD PREVIOUS STATE							

Notes:

- The eight switches operate independently.
- Serial data is clocked in on the L $\rightarrow$ H transition CLK.
- The switches go to a state retaining their present condition at the rising edge of LE. When $\overline{LE}$ is low the shift register data flows through the latch.
- D_{OUT} is high when switch 7 is on.
- Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.


Typical Performance Curves




Typical Performance Curves

SUPERTEX INC


I_{DD} vs. Frequency



I_{DD} vs. V_{DD}



t_{DO} vs. V_{DD}



Pin Configurations

SUPERTEX INC

28-Pin J-Lead

Pin Function

1	SW3
2	SW3
3	SW2
4	SW2
5	N/C
6	N/C
7	SW1
8	SW1
9	SW0
10	SW0
11	V _{PP}
12	V _{NN}
13	GND
14	V _{DD}

Pin Function

15	N/C
16	D _{IN}
17	CLK
18	LE
19	D _{OUT}
20	SW7
21	SW7
22	SW6
23	SW6
24	N/C
25	SW5
26	SW5
27	SW4
28	SW4

24-Pin DIP


Pin Function

1	SW3
2	SW3
3	SW2
4	SW2
5	SW1
6	SW1
7	SW0
8	SW0
9	V _{PP}
10	V _{NN}
11	GND
12	V _{DD}

Pin Function


13	D _{IN}
14	CLK
15	LE
16	D _{OUT}
17	SW7
18	SW7
19	SW6
20	SW6
21	SW5
22	SW5
23	SW4
24	SW4

Package Outlines



top view

28-pin J-lead Package



top view

24-pin DIP