

DESCRIPTION

The HY5116100B is the new generation and fast dynamic RAM organized 16,777,216 x 1-bit. The HY5116100B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY5116100B to be packaged in standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of $5V \pm 10\%$ tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
- Max. battery back-up 3.3mW (SL-part)
Max. CMOS standby 2.2mW (SL-part)
5.5mW
- Max. TTL standby 11.0mW
- Max. operating

Speed	Power
50	605mW
60	495mW
70	440mW

- Single power supply of $5V \pm 10\%$
- TTL compatible inputs and outputs
- Fast access and cycle time


Speed	t _{TRC}	t _{CAC}	t _{PC}
50	50ns	13ns	35ns
60	60ns	15ns	40ns
70	70ns	18ns	45ns

- Fast page mode operation
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh and Self refresh capability
- 4096 refresh cycles / 256ms (SL-part)
4096 refresh cycles / 64ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A0 - A11	Address Input
D	Data Input
Q	Data Output
Vcc	Power (+5V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to Vss	-1.0 to 7.0	V
IOS	Short Circuit Output Current	50	mA
PD	Power Dissipation	1	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	Vcc+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE: All Voltage are referenced to Vss.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=5V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
I _{LI}	Input Leakage Current (Any Input Pins)	V _{SS} ≤ V _{IN} ≤ V _{CC} +1.0, All other pins not under test = V _{SS}		-10	10	μA	
I _{LO}	Output Leakage Current (High impedance State)	V _{SS} ≤ V _{OUT} ≤ V _{CC} RAS & CAS at V _{IH}		-10	10	μA	
ICC1	V _{CC} Supply Current, Operating	trC = trC (min.)	50 60 70	- - -	110 90 80	mA	1,2,3
ICC2	V _{CC} Supply Current, TTL Standby	RAS & CAS at V _{IH} (min.), other inputs ≥ V _{SS}		-	2	mA	
ICC3	V _{CC} Supply Current, RAS-only refresh	trC = trC (min.)	50 60 70	- - -	110 90 80	mA	1,3
ICC4	V _{CC} Supply Current, Fast Page mode	tpC = tpC (min.)	50 60 70	- - -	80 70 60	mA	1,2,3
ICC5	V _{CC} Supply Current, CMOS Standby	RAS & CAS ≥ V _{CC} -0.2V	SL-part	- -	1 0.4	mA	5
ICC6	V _{CC} Supply Current, CAS-before- RAS refresh	trC = trC (min.)	50 60 70	- - -	110 90 80	mA	1,3
ICC7	V _{CC} Supply Current, Battery Back Up (L-part Only)	trC = 62.5μs, CAS = CBR cycling or 0.2V, WE = V _{CC} -0.2V, A0-A11 = V _{CC} -0.2V or 0.2V, D = V _{CC} -0.2V, 0.2V or open, Q = open	trAS ≤ 300ns trAS ≤ 1μs	- - -	350 600	μA	1, 4, 5
ICC8	V _{CC} Supply Current, Self Refresh (L-part only)	RAS & CAS ≤ 0.2V, OE & WE & A0-A11=V _{CC} -0.2V or 0.2V, D=V _{CC} -0.2V, 0.2V or open, Q=open		-	300	μA	5
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5.0mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4 and ICC6 dependent on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS = V_{IL}. ICC4, Address can be changed maximum once while CAS=V_{IH}.
4. trAS(max.) = 1μs is only applied to refresh of battery backup but trAS(max.) = 10μs is applied to normal functional operationg.
5. ICC5(max.) = 0.4mA, ICC7 and ICC8 are applied to SL-part only.

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V ± 10%, Vss=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY5116100BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-50		-60		-70			
			MIN	MAX	MIN	MAX	MIN	MAX		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	110	-	130	-	155	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	55	-	60	-	70	-	ns	
5	tRAC	Access Time form RAS	-	50	-	60	-	70	ns	4,9,10
6	tCAC	Access Time from CAS	-	13	-	15	-	18	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	30	-	35	-	40	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	10	0	13	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	RAS Hold Time	13	-	15	-	18	-	ns	
16	tCSH	CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	CAS Pulse width	13	10K	15	10K	18	10K	ns	
18	tRCD	RAS to CAS Delay	18	37	20	45	20	52	ns	9
19	tRAD	RAS to Column Address Delay Time	13	25	15	30	15	35	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	10	-	ns	
26	tAR	Column Address Hold Time from RAS	45	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
32	tWCR	Write Command Hold Time from RAS	45	-	50	-	55	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	13	-	15	-	18	-	ns	
35	tCWL	Write Command to CAS Lead Time	13	-	15	-	18	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	50	-	55	-	ns	
39	tREF	Refresh Period (4096)	-	64	-	64	-	64	ms	12
		SL-Part	-	256	-	256	-	256	ms	11
40	tWCS	Write Command Set up Time	0	-	0	-	0	-	ns	8

4675088 0004343 339

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY5116100BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-50		-60		-70			
			MIN	MAX	MIN	MAX	MIN	MAX		
41	tCWD	CAS to WE Delay Time	13	-	15	-	20	-	ns	8
42	tRWD	RAS to WE Delay Time	50	-	60	-	70	-	ns	8
43	tAWD	Column Address to WE Delay Time	25	-	30	-	35	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	15	-	15	-	ns	
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
48	tCPWD	WE Delay Time from CAS precharge	30	-	35	-	40	-	ns	
49	tRHCP	RAS Hold Time from CAS precharge	30	-	35	-	40	-	ns	8
50	tWRP	CAS Precharge Time (CBR Counter Test)	10	-	10	-	10	-	ns	
51	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
52	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
53	tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
54	tRASS	RAS Pulse Width (Self Refresh Cycle)	100	-	100	-	100	-	ns	
55	tRPS	RAS Precharge Time (Self Refresh Cycle)	120	-	130	-	150	-	ns	
56	tCHS	CAS Hold Time (Self Refresh Cycle)	-50	-	-50	-	-50	-	ns	

4675088 0004344 275

AC CHARACTERISTICS IN TEST MODE

NOTE 13

#	SYMBOL	PARAMETER	HY5116100BJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			-50		-60		-70			
			MIN	MAX	MIN	MAX	MIN	MAX		
1	tRC	Random Read or Write Cycle Time	95	-	115	-	135	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	115	-	135	-	160	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	60	-	65	-	75	-	ns	
5	tRAC	Access Time From RAS	-	55	-	65	-	75	ns	4,9,10
6	tCAC	Access Time From CAS	-	20	-	20	-	25	ns	4,9
7	tAA	Access Time From Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time From CAS Precharge	-	35	-	40	-	45	ns	4
13	tRAS	RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	RAS Pulse Width(Fast Page Mode)	55	200K	65	200K	75	200K	ns	
15	tRSH	RAS Hold Time	20	-	20	-	25	-	ns	
16	tCSH	CAS Hold Time	55	-	65	-	75	-	ns	
17	tCAS	CAS Pulse Width	20	10K	20	10K	25	10K	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
41	tCWD	CAS to WE Delay Time	20	-	20	-	20	-	ns	8
42	tRWD	RAS to WE Delay Time	55	-	65	-	75	-	ns	8
43	tAWD	Column Address to WE Delay Time	30	-	35	-	40	-	ns	8

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{Vss}$ during power-up, this device could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current
3. $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $\text{Voh}=2.4\text{V}$ and $\text{Vol}=0.4\text{V}$ with a load equivalent to 2 TTL loads and 100pF.
5. $\text{toFF}(\text{max.})$ and toEZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twCS , trWD , tcWD , tAWD and tcpWD are not restrictive operating parameters. They are included in the data sheet as electrical parameters only. If $\text{twCS}\geq\text{twCS}(\text{min.})$, the cycle is an early write cycle and data output will remain open circuit (high impedance) through the entire cycle. If $\text{trWD}\geq\text{trWD}(\text{min.})$, $\text{tcWD}\geq\text{tcWD}(\text{min.})$, $\text{tAWD}\geq\text{tAWD}(\text{min.})$, and $\text{tcpWD}\geq\text{tcpWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{trCD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trCD}(\text{max.})$ is specified point only. If trCD is greater than the specified $\text{trCD}(\text{max.})$ limit, then access time is controlled by tcAC .
10. Operation within the $\text{trAD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trAD}(\text{max.})$ is specified as a reference point only. If trAD is greater than the specified $\text{trAD}(\text{max.})$ limit, then access time is controlled by tAA .
11. $\text{tREF}(\text{max.})=256\text{ms}$ is applied to SL-Parts.
12. A burst of 4096 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 64ms(256ms for SL-part) after exiting self refresh.
13. These specifications are applied to the Test Mode.

CAPACITANCE


($\text{Ta}=25^\circ\text{C}$, $\text{Vcc}=5\text{V}\pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A11, D)	-	5	pF
CIN2	Input Capacitance (RAS, CAS, WE)	-	7	pF
COUT	Output Capacitance (Q)	-	7	pF


4675088 0004346 048

TIMING DIAGRAM

READ CYCLE




EARLY WRITE CYCLE




[illegible]


FAST PAGE MODE EARLY WRITE CYCLE



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE



NOTE: WE = "H" or "L"

CAS-BEFORE-RAS REFRESH CYCLE



NOTE: A0-A11 = "H" or "L"

The timing diagram illustrates the relationship between several signals and their timing parameters:


- RAS:** Shows two pulses. Timing parameters include $t_{RAS(1)}$, $t_{RP(12)}$, and $t_{RAS(13)}$.
- CAS:** Shows two pulses. Timing parameters include $t_{ICPP(20)}$, $t_{ICD(15)}$, $t_{FSH(15)}$, $t_{ICFH(45)}$, and $t_{ICPP(20)}$.
- A0-11:** Shows two pulses labeled ROW and COLUMN. Timing parameters include $t_{ASRP(22)}$, $t_{RAD(19)}$, $t_{AR(26)}$, $t_{ASC(24)}$, $t_{ICAH(25)}$, and $t_{RAL(27)}$.
- WE:** Shows two pulses. Timing parameters include $t_{ICRS(25)}$, $t_{RRP(30)}$, $t_{WRP(50)}$, and $t_{WRH(45)}$.
- Q:** Shows a signal that transitions from HIGH-Z to VALID DATA and back to HIGH-Z. Timing parameters include $t_{IA(7)}$, $t_{CAC(6)}$, $t_{IOLZ(9)}$, and $t_{IOFF(10)}$.

The timing diagram illustrates the relationship between several control and data signals over time. The signals shown are:

- RAS**: Row Address Strobe. Timing parameters include $t_{AS}(13)$, $t_{RC}(1)$, $t_{RP}(12)$, $t_{ICR}(20)$, $t_{ICD}(15)$, and $t_{ICR}(15)$.
- CAS**: Column Address Strobe. Timing parameters include $t_{ICR}(45)$ and $t_{ICP}(20)$.
- A0-11**: Address bus. It shows **ROW** and **COLUMN** periods. Timing parameters include $t_{ASR}(22)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, and $t_{CAH}(25)$.
- WE**: Write Enable. Timing parameters include $t_{WC}(40)$, $t_{FWM}(34)$, $t_{WCH}(31)$, $t_{WR}(33)$, $t_{WRP}(50)$, $t_{WRH}(51)$, $t_{WCR}(32)$, and $t_{DHR}(38)$.
- D**: Data bus. It shows **VALID DATA** periods. Timing parameters include $t_{DS}(36)$ and $t_{DH}(37)$.

At the bottom, the power supply levels are indicated: V_{OH} (High) and V_{OL} (Low), with a note for **HIGH-Z** (High Impedance) state.

CAS-BEFORE-RAS SELF REFRESH



4675088 0004352 341

The timing diagram for the 74VHC040 illustrates the relationship between the RAS, CAS, AD, WE, D, Q, and V signals over time. The diagram is divided into three main sections: Read Cycle, Write Cycle, and Read-Modify-Write Cycle.

Read Cycle:

- RAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{RSH}(13)$, $t_{RPL}(12)$.
- CAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{CSH}(44)$, $t_{CPL}(45)$, $t_{CPT}(47)$, $t_{CSH}(16)$, $t_{CAS}(17)$.
- AD-11:** Address bus. Timing parameters: $t_{ASQ}(24)$, $t_{CAH}(25)$, $t_{FAL}(27)$. The signal is labeled "COLUMN".
- WE:** Write Enable. Timing parameters: $t_{WRP}(50)$, $t_{WRH}(51)$, $t_{WCS}(28)$, $t_{WCH}(29)$, $t_{WAL}(30)$, $t_{WCL}(31)$.
- D:** Data bus. Timing parameters: $t_{DQ}(32)$, $t_{DQ}(33)$.
- Q:** Output. Timing parameters: $t_{QV}(34)$, $t_{QV}(35)$, $t_{QV}(36)$, $t_{QV}(37)$, $t_{QV}(38)$, $t_{QV}(39)$, $t_{QV}(40)$, $t_{QV}(41)$, $t_{QV}(42)$, $t_{QV}(43)$, $t_{QV}(44)$, $t_{QV}(45)$, $t_{QV}(46)$, $t_{QV}(47)$, $t_{QV}(48)$, $t_{QV}(49)$, $t_{QV}(50)$, $t_{QV}(51)$, $t_{QV}(52)$, $t_{QV}(53)$, $t_{QV}(54)$, $t_{QV}(55)$, $t_{QV}(56)$, $t_{QV}(57)$, $t_{QV}(58)$, $t_{QV}(59)$, $t_{QV}(60)$, $t_{QV}(61)$, $t_{QV}(62)$, $t_{QV}(63)$, $t_{QV}(64)$, $t_{QV}(65)$, $t_{QV}(66)$, $t_{QV}(67)$, $t_{QV}(68)$, $t_{QV}(69)$, $t_{QV}(70)$, $t_{QV}(71)$, $t_{QV}(72)$, $t_{QV}(73)$, $t_{QV}(74)$, $t_{QV}(75)$, $t_{QV}(76)$, $t_{QV}(77)$, $t_{QV}(78)$, $t_{QV}(79)$, $t_{QV}(80)$, $t_{QV}(81)$, $t_{QV}(82)$, $t_{QV}(83)$, $t_{QV}(84)$, $t_{QV}(85)$, $t_{QV}(86)$, $t_{QV}(87)$, $t_{QV}(88)$, $t_{QV}(89)$, $t_{QV}(90)$, $t_{QV}(91)$, $t_{QV}(92)$, $t_{QV}(93)$, $t_{QV}(94)$, $t_{QV}(95)$, $t_{QV}(96)$, $t_{QV}(97)$, $t_{QV}(98)$, $t_{QV}(99)$, $t_{QV}(100)$.

Write Cycle:

- RAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{RSH}(13)$, $t_{RPL}(12)$.
- CAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{CSH}(44)$, $t_{CPL}(45)$, $t_{CPT}(47)$, $t_{CSH}(16)$, $t_{CAS}(17)$.
- AD-11:** Address bus. Timing parameters: $t_{ASQ}(24)$, $t_{CAH}(25)$, $t_{FAL}(27)$. The signal is labeled "COLUMN".
- WE:** Write Enable. Timing parameters: $t_{WRP}(50)$, $t_{WRH}(51)$, $t_{WCS}(28)$, $t_{WCH}(29)$, $t_{WAL}(30)$, $t_{WCL}(31)$.
- D:** Data bus. Timing parameters: $t_{DQ}(32)$, $t_{DQ}(33)$.
- Q:** Output. Timing parameters: $t_{QV}(34)$, $t_{QV}(35)$, $t_{QV}(36)$, $t_{QV}(37)$, $t_{QV}(38)$, $t_{QV}(39)$, $t_{QV}(40)$, $t_{QV}(41)$, $t_{QV}(42)$, $t_{QV}(43)$, $t_{QV}(44)$, $t_{QV}(45)$, $t_{QV}(46)$, $t_{QV}(47)$, $t_{QV}(48)$, $t_{QV}(49)$, $t_{QV}(50)$, $t_{QV}(51)$, $t_{QV}(52)$, $t_{QV}(53)$, $t_{QV}(54)$, $t_{QV}(55)$, $t_{QV}(56)$, $t_{QV}(57)$, $t_{QV}(58)$, $t_{QV}(59)$, $t_{QV}(60)$, $t_{QV}(61)$, $t_{QV}(62)$, $t_{QV}(63)$, $t_{QV}(64)$, $t_{QV}(65)$, $t_{QV}(66)$, $t_{QV}(67)$, $t_{QV}(68)$, $t_{QV}(69)$, $t_{QV}(70)$, $t_{QV}(71)$, $t_{QV}(72)$, $t_{QV}(73)$, $t_{QV}(74)$, $t_{QV}(75)$, $t_{QV}(76)$, $t_{QV}(77)$, $t_{QV}(78)$, $t_{QV}(79)$, $t_{QV}(80)$, $t_{QV}(81)$, $t_{QV}(82)$, $t_{QV}(83)$, $t_{QV}(84)$, $t_{QV}(85)$, $t_{QV}(86)$, $t_{QV}(87)$, $t_{QV}(88)$, $t_{QV}(89)$, $t_{QV}(90)$, $t_{QV}(91)$, $t_{QV}(92)$, $t_{QV}(93)$, $t_{QV}(94)$, $t_{QV}(95)$, $t_{QV}(96)$, $t_{QV}(97)$, $t_{QV}(98)$, $t_{QV}(99)$, $t_{QV}(100)$.


Read-Modify-Write Cycle:

- RAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{RSH}(13)$, $t_{RPL}(12)$.
- CAS:** High (VH) and Low (VL) transitions. Timing parameters: $t_{CSH}(44)$, $t_{CPL}(45)$, $t_{CPT}(47)$, $t_{CSH}(16)$, $t_{CAS}(17)$.
- AD-11:** Address bus. Timing parameters: $t_{ASQ}(24)$, $t_{CAH}(25)$, $t_{FAL}(27)$. The signal is labeled "COLUMN".
- WE:** Write Enable. Timing parameters: $t_{WRP}(50)$, $t_{WRH}(51)$, $t_{WCS}(28)$, $t_{WCH}(29)$, $t_{WAL}(30)$, $t_{WCL}(31)$.
- D:** Data bus. Timing parameters: $t_{DQ}(32)$, $t_{DQ}(33)$.
- Q:** Output. Timing parameters: $t_{QV}(34)$, $t_{QV}(35)$, $t_{QV}(36)$, $t_{QV}(37)$, $t_{QV}(38)$, $t_{QV}(39)$, $t_{QV}(40)$, $t_{QV}(41)$, $t_{QV}(42)$, $t_{QV}(43)$, $t_{QV}(44)$, $t_{QV}(45)$, $t_{QV}(46)$, $t_{QV}(47)$, $t_{QV}(48)$, $t_{QV}(49)$, $t_{QV}(50)$, $t_{QV}(51)$, $t_{QV}(52)$, $t_{QV}(53)$, $t_{QV}(54)$, $t_{QV}(55)$, $t_{QV}(56)$, $t_{QV}(57)$, $t_{QV}(58)$, $t_{QV}(59)$, $t_{QV}(60)$, $t_{QV}(61)$, $t_{QV}(62)$, $t_{QV}(63)$, $t_{QV}(64)$, $t_{QV}(65)$, $t_{QV}(66)$, $t_{QV}(67)$, $t_{QV}(68)$, $t_{QV}(69)$, $t_{QV}(70)$, $t_{QV}(71)$, $t_{QV}(72)$, $t_{QV}(73)$, $t_{QV}(74)$, $t_{QV}(75)$, $t_{QV}(76)$, $t_{QV}(77)$, $t_{QV}(78)$, $t_{QV}(79)$, $t_{QV}(80)$, $t_{QV}(81)$, $t_{QV}(82)$, $t_{QV}(83)$, $t_{QV}(84)$, $t_{QV}(85)$, $t_{QV}(86)$, $t_{QV}(87)$, $t_{QV}(88)$, $t_{QV}(89)$, $t_{QV}(90)$, $t_{QV}(91)$, $t_{QV}(92)$, $t_{QV}(93)$, $t_{QV}(94)$, $t_{QV}(95)$, $t_{QV}(96)$, $t_{QV}(97)$, $t_{QV}(98)$, $t_{QV}(99)$, $t_{QV}(100)$.


TEST MODE

The HY51V16100B is a DRAM organized $16,777,216 \times 1$ -bit. It is internally organized $1,048,576 \times 16$ -bit. In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0, A1, and A11 are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the Q pin indicates a "1". If they are not equal, the Q pin indicates a "0". Below shows the timing diagram of the HY5116100B to enter Test Mode. In Test Mode, the $16M \times 1$ DRAM can be tested as if it were a $1M \times 1$ DRAM. WE, CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Mode. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time (1/16 in case of N test pattern).

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE




PACKAGE INFORMATION


300 mil 24/26 pin Small Outline J-form Package (J)




UNIT : INCH(mm)



300 mil 24/26 pin Thin Small Outline Package (T)(R)



UNIT : INCH(mm)

5deg
0deg

ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY5116100BJ	50/60/70		SOJ
HY5116100BSLJ	50/60/70	SL-part	SOJ
HY5116100BT	50/60/70		TSOP-II
HY5116100BSLT	50/60/70	SL-part	TSOP-II
HY5116100BR	50/60/70		TSOP-II(R)
HY5116100BSLR	50/60/70	SL-part	TSOP-II(R)