4675088 HYUNDAI ELECTRONICS

83D 00151



OCTOBER 1986

# DESCRIPTION

The HY51C256/L is a high speed 262,144×1-bit dynamic Random Access Memory. Fabricated with Hyundai's HYCMOS technology, the HY51C256/L offers features not provided by any NMOS dynamic RAM: Ripplemode\* for high data bandwidth, fast usable speed and CMOS standby current. All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance.

Ripplemode\* operation allows random or sequential access of up to 512 bits within a row, with cycle times as fast as 50 ns. Because of static circuitry, the CAS clock is no longer in the critical timing path. The flow-through column latch allows address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the HY51C256/L ideally suited for cache based mainframe and mini computers, graphics, digital signal processing, and high performance micro-processor systems.


The HY51C256L offers a typical standby current as low as  $10\mu\text{A}$  when  $\overline{\text{RAS}} \ge \text{V}_{\text{DD}}$ —0.2V. During standby (i.e. only refresh cycles) the refresh period can be extended to 32 ms to reduce the total power required for data retention to less than  $425\mu\text{W}$ . The HY51C256L combines low power with high density for portable and battery back-up applications.

#### **FEATURES**

- ▲ Ripplemode\* Operation
  - -Continuous data rate up to 20MHz
  - -Random access within row
  - -Flow-through column latch for pipelining
- ▲ Low Input/Output Capacitance
- **▲** TTL Compatible
- ▲ Low Power Data Retention—HY51C256L
  - -Standby current, CMOS-100μA (max.)
  - -Refresh period, RAS-Only-32 ms (max.)
  - -Data Retention Current-200μA (max.)
- ▲ Low Operating Current—40mA (max.)
- ▲ RAS-Only Refresh, Hidden Refresh
- ▲ High Reliability Plastic 16 Pin DIP
- \*Ripplemode is a registered trademark of Intel corporation

	HY51C256/L-10	HY51C256/L-12	HY51C256/L-15	HY51C256/L-20
Maxmum Access Time (ns)	100	120	150	200
Maximum Access Time From CAS (ns)	15	20	25	30
Minimum Cycle Time (ns)	170	200	240	310
Ripplemode Cycle Time (ns)	50	60	70	90
Maximum CMOS Standby Current (mA)	2/0.1	2/0.1	2/0.1	2/0.1

#### LOGIC SYMBOL



#### PIN CONNECTIONS

A8 🗀	1	O 16	□ v <sub>ss</sub>
D <sub>IN</sub>	2	15	CAS
WE [	3	14	Dout
RAS	4	13	□ A <sub>6</sub> `
A₀ □	5	12	□ A <sub>3</sub>
A <sub>2</sub>	6	11	⊟A₄
A1 [	7	10	□ A <sub>5</sub>
V <sub>DD</sub> □	8	9	□ A7

#### **PIN NAMES**

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
D <sub>IN</sub>	Data Input
Dout	Data Output
V <sub>DD</sub>	Power (+5V)
Vss	Ground

This documentation is a general product description and is subject to change without notice. Hyundai Semiconductor does not assume any responsibility for use of circuits described. No circuit patent licenses are implied.

# HY51C256/L-256Kx1-Bit CMOS-Dynamic RAM

#### ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias		1				-10° to +80°C
Storage Temperature	100				-	Plastic -55°C to +125°C
Voltage on Any Pin except V <sub>DD</sub> Relative to V <sub>SS</sub>						-1.0V to 7.5V
Voltage on V <sub>DD</sub> Relative to V <sub>SS</sub>			 	* .	1.7	-1.0V to 7.5V
Voltage on D <sub>OUT</sub> Relative to V <sub>SS</sub>					÷	-2.0V to V <sub>DD</sub> +1V
Data Out Current			 			50mA
Power Dissipation					1.0	1.0W

Stresses above those listed under "Absolute Maximum Ratings" might cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods might affect device reliability.

### D.C. CHARACTERISTICS<sup>1</sup>

 $T_A = 0$ °C to 70°C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

CVMDOL	DADAMENTED	CHUUD	Н	51C2	56/L	V 13.1760	THE CONDITIONS NO	
SYMBOL	PARAMETER	SPEED	Min.	Typ <sup>2</sup>	Max.	UNIT	TEST CONDITIONS NO	ЭTE
		-10		/48	70/65	•		
I <sub>DDI</sub>	V <sub>DD</sub> Supply Current Operating	-12		/42	60/55	. mA	$t_{RC} = t_{RC} \text{ (min.)}$ 3	3.4
ומנו-	Top supply surremoperating	-15		/35	50/45		trc - trc (mm.)	••
		-20		/30	45/40	•		
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby			10.5	4/2	mA	$\overline{RAS}$ and $\overline{CAS}$ at $V_{IH}$ , all other inputs $\geq -0.5V$	
		-10			70/65			
$I_{DD3}$	V <sub>DD</sub> Supply Current,	-12			60/55	•		
-003	RAS-Only Refresh	-15			50/45	mA	$t_{RC} = t_{RC} \text{ (min.)}$	4
		-20		-	45/40	•		
		-10		/22	70/65	-		
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current, Ripplemode	-12		/21	60/55	mA	$t_{PC} = t_{PC}$ (min.)	,4
		-15		/20	50/45			
		-20		/19	45/40			
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, TTL Standby, Output Enabled			/1	6/4	mA	$\overline{RAS}$ at $V_{IH}$ , $\overline{CAS}$ at $V_{IL}$ , all other inputs $\geq -0.5V$	3
I <sub>DD6</sub>	V <sub>DD</sub> Supply Current, CMOS Standby			/0.01	2/0.1	mA	$\overline{RAS} \ge V_{DD} - 0.2V$ and $\overline{CAS}$ at $V_{IH}$ all other inputs $\ge -0.5V$	
ILI	Input Load Current (any pin)				10	μΑ	$V_{IN} = V_{SS}$ to $V_{DD}$	
I <sub>LO</sub>	Output Leakage Current for High Impedance State				10	μA	$\overline{RAS}$ and $\overline{CAS}$ at $V_{IH}$ , $D_{OUT}$ = $V_{SS}$ to $V_{DD}$	
V <sub>IL</sub>	Input Low Voltage (all inputs)		-1.0		0.8	V.	Ę	5
V <sub>IH</sub>	Input High Voltage (all inputs)	1.	2.4		V <sub>DD</sub> +1	V	·	5
V <sub>OL</sub>	Output Low Voltage				0.4	V	I <sub>OL</sub> =4.2 mA	6
Von	Output High Voltage		2.4			. V	$I_{OH} = -5 \text{ mA}$	 6

#### NOTES:

All voltages referenced to V<sub>SS</sub>.
 Typical values are at T<sub>A</sub> = 25°C and V<sub>DD</sub> = +5V.
 I<sub>DD</sub> is dependent on output loading when the device output is selected. I<sub>DD</sub> {max} is measured with the output open.
 I<sub>DD</sub> is dependent upon the number of address transitions while CAS is at V<sub>IH</sub>. Specified I<sub>DD</sub> {max} is measured with a maximum of two transitions per address input per random cycle, one transition per access cycle in Ripplemode\*, etc.
 Specified V<sub>IL</sub> {min} is steady state operation. All A.C. parameters are measured with V<sub>IL</sub> {min} ≥ V<sub>SS</sub> and V<sub>IH</sub>{max} ≤ V<sub>DD</sub>.
 Test conditions apply only for D.C. Characteristics. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF.

**HYUNDAI SEMICONDUCTOR** 

2

#### **CAPACITANCE**†

 $T_A = 25$ °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER		TYP.	MAX.	UNIT
C <sub>IN1</sub>	' Address, D <sub>IN</sub>		4	5	pF
C <sub>IN2</sub>	RAS, CAS, WE		3	4	pF ·
C <sub>OUT</sub>	D <sub>our</sub>	•	4	6	рF

#### NOTES:

†Capacitance is sampled and not 100% tested.

### A.C. CHARACTERIST CS<sup>1,2,3</sup>

 $T_A$ =0°C to 70°C,  $V_{DD}$ =5V ± 10%,  $V_{SS}$ =0V, unless otherwise noted.

#### READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

. #	JEDEC	SYMBOL	PARAMETER	HY510	256/L-10	HY510	C256/L-12	HY510	C256/L-15	HY510	256/L-20		. NOTES
Ħ	SYMBOL	· OTMBOD	MANIELEN	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		.110120
1	t <sub>RLIRHI</sub>	t <sub>RAS</sub>	RAS Pulse Width	100	75000	120	75000	150	75000	200	75000	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Random Read or Write Cycle Time	170		200		240		310		ns	
3	5 <sub>RH2RL2</sub>	5 <sub>RP</sub>	RAS Percharge Time	60		70		80		100		ns	
4	t <sub>RLICHI</sub>	t <sub>CSH</sub>	CAS Hold Time	100		120		150		200		13	
5	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	25	75000	25	75000	30	75000	35	75000	ns	
6	t <sub>wh2RL2</sub>	twrp	Write to RAS Precharge Time	_		-		_		_		ns	4
7	t <sub>RL1WL2</sub>	t <sub>RWH</sub>	RAS to Write Hold Time	_		_		-				ns	4
8	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Set-up Time	0		0		0		0		ns	
9	t <sub>RLIAX</sub>	t <sub>RAH</sub>	Row Address Hold time	15		15		20		25		ns	
10	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time	10		10		10		10		ns	
11	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	-20		-20		-20		-20		ns	
12	t <sub>RLICL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay	25	85	25	100	30	125	35	170	ns	5
13	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Set-up Time	0		0		0		0		ns	
14	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	15		20		20		25		ns	
15	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time From RAS	55		60		70		80		ns	
	t <sub>RVRV</sub>	t <sub>REF1</sub>	Refresh Time		4		4		4		5	ms	6
	t <sub>RVRV</sub>	t <sub>REF2</sub>	Refresh Time (RAS-Only)		32		32		32		32	ms	6
	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	25	3	25	3	25	3	25	ns	7
16	t <sub>CLIQX</sub>	t <sub>on</sub>	Output Buffer Turn On Delay	0	•	0		0		0		ns	
17	t <sub>CH2OX</sub>	t <sub>OFF</sub>	Output Buffer Turn Off Delay	5	20	5	25	5	25	5	30	ns	

All voltages referenced to V<sub>ss</sub>.
 An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles continued). taining a RAS clock such as a RAS-Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 32


<sup>3.</sup> A.C. Characteristics assume t<sub>T</sub>=5 ns. All A.C. parameters are measured with a load equivalent to two TTL loads and 50 pF, V<sub>IL</sub>(min)≥V<sub>SS</sub> and V<sub>IH</sub>(max)≤V<sub>DD</sub>.

4. Timing parameters t<sub>WAP</sub> and t<sub>RWH</sub>, referenced to RAS, are redundant on the HY51C256/L and not specified in the data sheets.

<sup>5.</sup> t<sub>RCD</sub> (max) is for reference only.

<sup>6.</sup> The HY51C256L extends the refresh period to 32ms during RAS-only refresh operation.

<sup>7.</sup>  $t_T$  is measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).



# A.C. CHARACTERISTICS (CONT'D.)

#### **READ CYCLE**

	JEDEC	am root	, DAD ALEMAND	HY51C	256/L-10	HY510	256/L-12	HY510	C256/L-15	HY51C	256/L-20	TINTER	NOTEC
# .	SYMBOL	SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min,	Max.	UNII	NOTES
18	t <sub>RLIQV</sub>	t <sub>RAC</sub>	Access Time From RAS		100		120		150		200	ns	8
19	t <sub>CLIQV</sub>	t <sub>CAC</sub>	Access Time Frim CAS		15		20		25		30	ns	9, 10
20	t <sub>AVQV</sub>	t <sub>CAA</sub>	Access Time From Column Address		40		50		60		80	ns	10
21	t <sub>CLIRH1</sub>	t <sub>RSH(R)</sub>	RAS Hold time (Read Cycle)	10		10		10		10		ns	
22	t <sub>wh2CL2</sub>	t <sub>RCS</sub>	Read Command Set-up Time	0		0		0	-	0		ns	
23	t <sub>AVRH1</sub>	t <sub>CAR</sub>	Colum Address to RAS Set-up Time	45		50		60		80		ns	
24	t <sub>CH2WX</sub>	t <sub>RCH</sub>	Read Command Hold Time Referenced to CAS	0		0		0		0		ns	11
25	t <sub>RH2WX</sub>	t <sub>rrh</sub>	Read Command Hold Time Referenced to CAS	10		10		10	-	10		ns	11

#### WRITE CYCLE

	JEDEC	OWN TO CA	DAD AMAYOND	HY510	C256/L-10	HY510	C256/L-12	HY510	C256/L-15	HY510	C256/L-20	LINUT	NOTES
Ħ	SYMBOL	SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UNII	NOTES
26	t <sub>CLIRHI(W)</sub>	t <sub>RSH(W)</sub>	RAS Hold Time (Write Cycle)	25		30		35		40		ns	
27	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	. 25		30		35		40		ns	
28	twlichi	t <sub>CWL</sub>	Write Command to CAS Lead Time	25		30		35		40		ns	
29	t <sub>WLIWHI</sub>	t <sub>WP</sub>	Write Command Pulse Width	20		20		25		30		ns	
30	t <sub>WL1CL2</sub>	t <sub>wcs</sub>	Write Command Set-up Time	0		0	-	. 0		0		ns	12
31	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	20		25		30		35		ns	
32	t <sub>DVCL2</sub>	t <sub>DS</sub>	Data-In Set-up Time	0		0		0		0		ns	
33	t <sub>CL1DX</sub>	t <sub>DH</sub>	Data-In Hold Time	20		25		25		30	-	ns	

Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub>(max). If t<sub>RCD</sub>>t<sub>RCD</sub> (max), then t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (max).
 Assumes t<sub>RCD</sub>≥t<sub>RCD</sub>(max).
 If t<sub>ASC</sub><(t<sub>CAA</sub>(max)-t<sub>CAC</sub>(max)-t<sub>CAC</sub>(max)-t<sub>T</sub>), then access time is defined by t<sub>CAA</sub> rather than by t<sub>CAC</sub>.
 Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied.
 t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWS</sub> and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub>≥t<sub>WCS</sub>(min), the cycle is a CAS controlled write cycle (early write cycle) and the D<sub>OUT</sub> pin will remain in high impedance throughout the entire cycle. If t<sub>CWD</sub>≥t<sub>CWD</sub>(min) and t<sub>RWD</sub>≥t<sub>RWD</sub>(min) and t<sub>AWD</sub>≥t<sub>AWD</sub>(min), then the cycle is a read-modify-write cycle and the data out will present the data read from the selected address. If any of the above conditions are not satisfied, the condition of the data out is indeterminate.



# READ/MODIFY/WRITE CYCLE<sup>12</sup>

	JEDEC			HY51	C256/L-10	HY51	C256/L-12	HY51	C256/L-15	HY510	C256/L-20	LINTE	NOTES
#	SYMBOL	SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	CIVII	NOTES
34	t <sub>RI2RL2[RMW]</sub>	t <sub>RWC</sub>	Read/Modify/Write (RMW) Cycle Time	200		235		280		355		ns	
35	t <sub>rlirhi [RMW]</sub>	t <sub>RRW</sub>	RMW Cycle RAS Pulse Width	130	75000	155	75000	185	75000	240	75000	ns	
36	t <sub>clichi (RMW)</sub>	t <sub>CRW</sub>	RMW Cycle CAS Pulse Width	55		60		65		75		ns	
37	t <sub>RL1WLw</sub>	t <sub>RWD</sub>	RAS to WE Delay	100		120		150		200		ns	12
38	t <sub>CL1SL2</sub>	t <sub>CWD</sub>	CAS to WE Delay	20		30		30		35		ns	12
39	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to WE Delay	50		60		70		90	·	ns	12


#### RIPPLEMODE \* CYCLE<sup>14</sup>

	JEDEC	own por	DAD 446PDPD	HY510	C256/L-10	HY510	C256/L-12	HY510	C256/L-15	HY510	256/L-20	UNIT	NOTES
#	SYMBOL	SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Civil	
40	t <sub>CH2QV</sub>	t <sub>CAP</sub>	Access Time From Column Precharge		45		55		65		85	ns	13
41	t <sub>CL2CL2[R]</sub>	t <sub>PC</sub>	Ripplemode Read or Write Cycle	50		60		70		90		ns	13
42	t <sub>cl2cl2jRRMWj</sub>	t <sub>PCM</sub>	Ripplemode RMW Cycle Time	80		90		105		135		ns	

#### NOTES:

13. Access time is determined by the longer of  $t_{\text{CAA}}$  or  $t_{\text{CAC}}$  or  $t_{\text{CAP}}.$ 


#### **READ CYCLE**



#### NOTES:


- a,b.  $V_{lH}$  {min} and  $V_{IL}$  {max} are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  {min} and  $V_{OL}$  {max} are reference levels for measuring timing of  $D_{OUT}$ . e. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied. f.  $t_{OFF}$  is measured to  $I_{OUT} \le I_{LO}$ .

#### WRITE CYCLE (CAS CONTROLLED)e



- a,b.  $V_{IH}$  [min] and  $V_{IL}$  [max] are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  [min] and  $V_{OL}$  [max] are reference levels for measuring timing of  $D_{OUT}$ . e.  $\overline{WE}$  is low prior to or simultaneously with  $\overline{CAS}$  low transition.  $\overline{CAS}$  latches column addresses and  $D_{IN}$


# WRITE CYCLE (WE CONTROLLED)f



#### NOTES:

- a,b.  $V_{lH}$  (min) and  $V_{lL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ . e.  $t_{OFF}$  is measured to  $I_{OUT} \le |I_{LO}|$ . f.  $\overline{CAS}$  is low prior to  $\overline{WE}$  low transition.  $\overline{CAS}$  latches the column addresses while  $\overline{WE}$  latches the  $D_{IN}$


#### READ/MODIFY/WRITE CYCLE



- a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ . e.  $t_{OF}$  is measured to  $I_{OUT} \le |I_{LO}|$ . f.  $t_{DS}$  and  $t_{DH}$  are referenced to  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.

# HY51C256/L=256KX1Bit CMOS Dynamic RAM


#### **RAS-ONLY REFRESH CYCLE**



#### NOTES:

- a,b.  $V_{IH}$  [min] and  $V_{IL}$  [max] are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  [min] and  $V_{OL}$  [max] are reference levels for measuring timing of  $D_{OUT}$ .


#### RIPPLEMODE\* READ CYCLE



- a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ . e. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied. f.  $t_{OFF}$  is measured to  $I_{OUT} \le |I_{LO}|$ .

## HY51C256/L 256KXI Bir CMOS Dynamic


### RIPPLEMODE\* WRITE CYCLE (CAS CONTROLLED)e



#### NOTES:


- a,b.  $V_{\rm HI}$  (min) and  $V_{\rm IL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{\rm OH}$  (min) and  $V_{\rm OL}$  (max) are reference levels for measuring timing of  $D_{\rm OUT}$ . e. WE is low prior to or simultaneously with CAS low transition. CAS latches column address and  $D_{\rm IN}$

# RIPPLEMODE\* WRITE CYCLE (WE CONTROLLED)f



- a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.
- c,d. V<sub>OH</sub> (min) and V<sub>OL</sub> (max) are reference levels for measuring timing of D<sub>OUT</sub>.
- e. t<sub>OFF</sub> is measured to I<sub>OUT</sub>≤ |I<sub>LO</sub>|. f. CAS is low prior to the WE low transition. CAS latches the column address while WE latches the D<sub>IN</sub>

# RIPPLEMODE\* READ/MODIFY/WRITE CYCLE f




#### NOTES:

- a.b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. c.d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .

- e.  $t_{\rm OFF}$  is measured to  $I_{\rm OUT} \le |I_{\rm LO}|$ . f. CAS is low prior to the WE low transition. CAS latches the column address while WE latches the  $D_{\rm IN}$


# RIPPLEMODE\* READ/WRITE/READ/...CYCLE (CAS CONTROLLED)f



- a,b.  $V_{IB}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .
- e.  $t_{OFF}$  is measured to  $I_{OUT} \le |I_{LO}|$ . f. WE is low prior to or simultaneously with  $\overline{CAS}$  low transition.  $\overline{CAS}$  latches column addresses and  $D_{IN}$
- g. The cycle can be terminated either by a read or a write operation followed by a RAS high transition. See page 8 or 9 for timing.

HY516256/L 25618xI\BitCMOS:Dynamic/RAM

# RIPPLEMODE\* READ/WRITE/READ/...CYCLE (WE CONTROLLED)



#### NOTES:

- a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. c,d.  $V_{OH}$  [min] and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ . e.  $t_{OFF}$  is measured to  $t_{OUT} \le |I_{LO}|$ .

- c. CAS is low prior to WE low transition. CAS latches the column addresses while WE latches D<sub>IN</sub> g. The cycle can be terminated either by a read or write operation followed by a RAS high transition. See page 8 or 9 for timing.

#### **FUNCTIONAL DESCRIPTION**

The HY51C256/L is a CMOS dynamic RAM optimized for both high data bandwidth and low power applications. It is functionally similar to a traditional dynamic RAM. The HY51C256/L reads and writes data by multiplexing an 18 bit address into a 9 bit row and a 9 bit column address. The row address is latched in by the Row Address Strobe (RAS). The column address, however, flows through the internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent upon a valid column address, the delay time between RAS and CAS can be long without affecting the access time.

#### MEMORY CYCLE

The memory cycle is intiated by bringing RAS low. Any memory cycle once initiated must not be ended or aborted prior to fulfilling the minimum t<sub>RAS</sub> timing specification. This ensures proper device operation and data integrity. Additionally, a new cycle cannot be initiated until the minimum precharge time, t<sub>RP</sub>/t<sub>CP</sub> has elapsed.

#### READ CYCLE

A read cycle is performed by holding the Write Enable (WE) signal high during the RAS/CAS operation. The column address must be held for a minimum time specified by t<sub>AR</sub>. Data out becomes valid only when t<sub>RAC</sub>, t<sub>CAA</sub> and t<sub>CAC</sub> are all satisfied. Consequently, the access time is dependent upon the timing relationship among the t<sub>RAC</sub>, t<sub>CAA</sub> and t<sub>CAC</sub>. For example, the access time is limited by t<sub>CAA</sub> when t<sub>RAC</sub> and t<sub>CAC</sub> are both satisfied.

#### WRITE CYCLE

A write cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The write can be WE controlled or CAS controlled depending upon the later of WE or CAS low transition. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In a CAS controlled write cycle (the leading edge of WE occurs prior to or coincident with the CAS low transition) the output (DOLL) pin will be in the high impedance state at the beginning of the write function. Terminating the

HY51C256/L 256K XII Bit CMOS Dynamic RAM

write action with CAS will maintain the output in the high impedance state; terminating with WE allows the output to go active.

The HY51C256/L incorporates a self-timed write feature which simplifies the system interface. The write function is internally timed on a write command which allows for a fast write pulse width and a fast write precharge time, thus eliminating the need for critical placement of transitions during the write cycle.

#### REFRESH CYCLE

To retain data, a refresh operation is performed by clocking each of the 256 row addresses (A0 through  $A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or RAS-Only cycle will refresh the addressed row.

#### EXTENDED REFRESH CYCLE

The HY51C256L extends the refresh cycle period to 32 milliseonds for RAS-Only refresh cycles. This feature reduces the total current consumption to a maximum of 200  $\mu$ A and typically 85  $\mu$ A, for data retention (RAS-Only refresh operation for the HY51C256L-20 at  $\overline{RAS} \ge VDD - 0.2V$ ). The low standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{RC} I_{ACTIVE}) + (t_{RI} - t_{RC}) (I_{STANDBY})}{t_{RI}}$$

where t<sub>RC</sub>=refresh cycle time, and t<sub>RI</sub>=refresh interval time or t<sub>REF</sub>/256

Before entering or leaving an extended refresh period, the entire array must be refreshed at the normal interval of four milliseconds. This can be accomplished by either a burst or distributed refresh.

#### RIPPLEMODE\* OPERATION

Ripplemode\* operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while successive CAS cycles are performed retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent or flow-through latch while CAS is high. Access begins from the valid column address rather than from CAS, eliminating t<sub>ASC</sub> and t<sub>T</sub> from the critical timing path. CAS latches the addresses into the column address buffer and acts as an output enable.

During this operation read, write, read-modify write, or read-write-read cycles are possible at random or sequential addresses within a row. Following the entry cycle into Ripplemode\*, access time is  $t_{CAA}$  or  $t_{CAP}$  dependent. If the column address is valid prior to or coincident with the rising edge of CAS, then the access time is determined by the rising edge of CAS specified by t<sub>CAP</sub> as shown in Figure 1. If the column address is valid after the rising edge of CAS, then the access time is determined by the valid column address specified by t<sub>CAA</sub>. For both cases, the falling edge of CAS latches the address and enables the output.

Ripplemode\* provides a sustained data rate over 12 MHz for applications that require high data rate such as bit mapped graphics or high speed signal processing. The following equation can be used to calculate the data rate:

Data Rate = 
$$\frac{512}{t_{RC} + 511 t_{PC}}$$

#### DATA OUT OPERATION

The HY51C256/L Data Output (D<sub>OUT</sub>), which has three-state capability, is controlled by CAS. During  $\overline{CAS}$  high state ( $\overline{CAS}$  at  $V_{IH}$ ), the output is in the high impedance state. Table 1 summarizes the D<sub>OUT</sub> state for various types of cycles.

#### POWER ON

An initial pause of 100  $\mu$ s is required after the application of the V<sub>DD</sub> supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 32 ms).

The V<sub>DD</sub> current (I<sub>DD</sub>) requirement of the HY51C256/L during power on is dependent upon the input levels of  $\overline{RAS}$  and  $\overline{CAS}$ . If  $\overline{RAS} = V_{SS}$  during power on, the device will go into an active cycle and IDD will exhibit large current transients. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{DD}$  or be held at a valid V<sub>IH</sub> during power on.

# TABLE 1. HY51C256/L DATA OUTPUT OPERATION FOR VARIOUS TYPES OF CYCLES

CYCLE	DATA OUT STATE						
Read Cycle	Data from Addressed Memory Cell						
CAS Controlled Write Cycle'(Early Write)	High Impedance						
WE Controlled Write Cycle (Late Write)	Active, Not Valid						
Read-Modify-Write Cycle	Data from Addressed Memory Cell						
Read-Write-Read Cycle (CAS Controlled)	Data from Addressed Memory Cell						
Read-Write-Read Cycle (WE Controlled)	Data from Addressed Memory Cell and Active, Not Valid						
RAS-Only Refresh Cycle	High Impedance						
CAS-Only Cycle	High Impedance						





FIGURE 1. RIPPLEMODE\* ACCESS TIME DETERMINATION

<sup>\*</sup>Registered trademark of Intel Corporation.

#### PACKAGE OUTLINE



#### ORDERING INFORMATION

