

T-46-23-15

HYUNDAI
SEMICONDUCTOR

HY53C256

256K×1-Bit CMOS DRAM

M11201B-JAN92

DESCRIPTION


The HY53C256 is a high speed 262,144×1 bit CMOS dynamic random access memory. Fabricated with HYUNDAI CMOS technology, the HY53C256 offers a fast page mode for high data bandwidth, fast usable speed, CMOS standby current and, for the HY53C256L, reduced CMOS standby mode supply current (I_{DDs}).

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance.

Fast page mode operation allows random or sequential access of up to 512 bits within a row with cycle times as fast as 50 ns. Because of static circuitry, the $\overline{\text{CAS}}$ clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the HY53C256 design is optimized suited for cache based mainframe and minicomputers, graphics, digital signal processing and high performance microprocessor systems.

The HY53C256L offers a maximum data retention power of 5 mW when operating in CMOS standby mode and performs RAS-only or $\overline{\text{CAS}}$ -before-RAS refresh cycles. This mode is entered by holding RAS at a voltage greater than $V_{DD}-0.2$ when it is inactive.

BLOCK DIAGRAM




FEATURES

- Low power dissipation for HY53C256L
 - Operating Current, 100ns : 50mA (max.)
 - TTL Standby Current : 2mA (max.)
 - CMOS Standby Current : 1mA (max.)
- Read-Modify-Write Capability
- RAS-only, Hidden, CAS-before-RAS Refresh Capability
- Common I/O capability
- Fast Page Mode operation for a sustained data rate up to 20 MHz
- 256 Refresh cycles/4 ms
- High reliability 16 pin 300 mil P-DIP and 18 pin PLCC
- Fast access time and cycle time (ns)

	HY53C256-70	HY53C256-80	HY53C256-10	HY53C256-12
Max RAS Access Time, t_{RAC}	70	80	100	120
Max CAS Access Time, t_{CAC}	15	20	25	30
Min Fast Page Mode Cycle Time, t_{PC}	50	55	60	70
Min Cycle Time, t_{RC}	130	145	175	205

PIN CONNECTIONS



PIN NAMES

RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
A ₀ —A ₈	ADDRESS INPUT
DIN	DATA INPUT
DOUT	DATA OUTPUT
VDD	POWER (+5V)
VSS	GROUND

HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
T_A	Ambient Temperature Under Bias	0 to 70	°C
T_{STG}	Storage Temperature(Plastic)	-55 to 125	°C
V_{TERM}	Voltage on Any Pin Except V_{DD} Relative to V_{SS}	-1.0 to 7.0	V
V_{DD}	Voltage on V_{DD} Relative to V_{SS}	-1.0 to 7.0	V
I_{OUT}	Data Out Current	50	mA
P_T	Power Dissipation	1.0	W

NOTE :

1. Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

DC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HY53C256		UNIT	NOTE
				MIN.	MAX.		
I _{LI}	Input Leakage Current(any input pin)	V _{SS} ≤V _{IN} ≤V _{DD}		—	10	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤D _{OUT} ≤V _{DD} RAS, CAS at V _{IH}		—	10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	t _{RC} =t _{RC} (min.)	-70	—	70	mA	1,2
			-80	—	60		
			-10	—	50		
			-12	—	45		
I _{DD2}	V _{DD} Supply Current, TTL Standby	RAS, CAS at V _{IH} , other inputs≥V _{SS}	HY53C256	—	3	mA	
			HY53C256L	—	2		
I _{DD3}	V _{DD} Supply Current, RAS-only Refresh	t _{RC} =t _{RC} (min.)	-70	—	70	mA	2
			-80	—	60		
			-10	—	50		
			-12	—	45		
I _{DD4}	V _{DD} Supply Current, Fast Page Mode	Minimum Cycle	-70	—	45	mA	1,2
			-80	—	40		
			-10	—	35		
			-12	—	30		
I _{DD5}	V _{DD} Supply Current, CMOS Standby	RAS≥V _{DD} -0.2V, CAS= V _{IH} , other inputs≥V _{SS}	HY53C256	—	2	mA	
			HY53C256L	—	1		
I _{DD6}	V _{DD} Supply Current, CAS-Before-RAS Refresh	t _{RC} =t _{RC} (min.)	-70	—	70	mA	2
			-80	—	60		
			-10	—	50		
			-12	—	45		
V _{IL}	Input Low Voltage(all inputs)			-1	0.8	V	
V _{IH}	Input High Voltage(all inputs)			2.4	V _{DD} +1	V	
V _{OL}	Output Low Voltage	I _{OL} =4.2mA		—	0.4	V	
V _{OH}	Output High Voltage	I _{OH} =-5mA		2.4	—	V	

NOTES :

1. I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD}(max.) is measured with the output open.2. I_{DD} is dependent upon the number of address transitions. Specified I_{DD}(max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.

HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY53C256-70		HY53C256-80		HY53C256-10		HY53C256-12		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RAS}	RAS Pulse Width	70	75K	80	75K	100	75K	120	75K	ns	
2	t _{RC}	Read or Write Cycle Time	130	—	145	—	175	—	205	—	ns	
3	t _{RP}	RAS Precharge Time	50	—	55	—	65	—	75	—	ns	
4	t _{ASR}	Row Address Setup Time	0	—	0	—	0	—	0	—	ns	
5	t _{RAH}	Row Address Hold Time	15	—	15	—	15	—	20	—	ns	
6	t _{RAL}	Column Address to RAS Lead Time	35	—	40	—	45	—	55	—	ns	
7	t _{RAD}	RAS to Column Address Delay Time	20	35	20	40	20	55	25	65	ns	1
8	t _{ASC}	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	
9	t _{CAH}	Column Address Hold Time	15	—	15	—	20	—	25	—	ns	
10	t _{RCD}	RAS to CAS Delay	25	55	25	60	25	75	30	90	ns	2
11	t _{RAC}	Access Time from RAS	—	70	—	80	—	100	—	120	ns	3,4,5
12	t _{AA}	Access Time from Column Address	—	35	—	40	—	45	—	55	ns	5,6,12
13	t _{CAC}	Access Time from CAS	—	15	—	20	—	25	—	30	ns	5,12
14	t _{CAS(R)}	CAS Pulse Width in Read Cycle	15	75K	20	75K	25	75K	30	75K	ns	
15	t _{RSH(R)}	RAS Hold Time in Read Cycle	15	—	20	—	25	—	30	—	ns	
16	t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	0	—	ns	
17	t _{RCH}	Read Command Hold Time Referenced to CAS	5	—	5	—	5	—	5	—	ns	7
18	t _{RRH}	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	ns	7
19	t _{CRP}	CAS to RAS Precharge Time	15	—	15	—	15	—	20	—	ns	
20	t _{OFF}	Output Buffer Turn Off Delay	0	15	0	20	0	25	0	30	ns	8
21	t _{OH}	Data Hold Time From CAS	0	—	0	—	0	—	0	—	ns	8
22	t _{WP}	Write Pulse Width	15	—	15	—	20	—	25	—	ns	
23	t _{CP}	CAS Precharge Time	15	—	15	—	20	—	25	—	ns	
24	t _{AR}	Column Address Hold Time From RAS	55	—	60	—	70	—	80	—	ns	
25	t _{CAS(W)}	CAS Pulse Width in Write Cycle	20	—	25	—	30	—	35	—	ns	
26	t _{RSH(W)}	RAS Hold Time in Write Cycle	25	—	25	—	30	—	35	—	ns	
27	t _{WCR}	Write Command Hold Time from RAS	55	—	60	—	70	—	80	—	ns	
28	t _{WCS}	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	9,10
29	t _{WCH}	Write Command Hold Time	15	—	15	—	20	—	25	—	ns	
30	t _{DS}	Data In Setup Time	0	—	0	—	0	—	0	—	ns	11
31	t _{DH}	Data In Hold Time	15	—	15	—	20	—	25	—	ns	11
32	t _{DHR}	Data In Hold Time Referenced to RAS	55	—	60	—	70	—	80	—	ns	
33	t _{RWC}	Read-Modify-Write Cycle Time	155	—	175	—	210	—	245	—	ns	
34	t _{RRW}	Read-Modify-Write Cycle, RAS Pulse Width	95	—	110	—	135	—	160	—	ns	
35	t _{RWD}	RAS to WE Delay in RMW Cycle	70	—	80	—	100	—	120	—	ns	9
36	t _{CWD}	CAS to WE Delay	15	—	20	—	25	—	30	—	ns	9
37	t _{AWD}	Column Address to WE Delay	35	—	40	—	45	—	55	—	ns	9
38	t _{CAP}	Access Time from Column Precharge	—	45	—	50	—	55	—	65	ns	12

HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

#	SYMBOL	PARAMETER	HY53C256-70		HY53C256-80		HY53C256-10		HY53C256-12		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
39	t _{PC}	Fast Page Mode Read or Write Cycle Time	50	—	55	—	60	—	70	—	ns	
40	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	75	—	85	—	95	—	110	—	ns	
41	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20	—	25	—	30	—	35	—	ns	
42	t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	20	—	25	—	30	—	35	—	ns	
43	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	0	—	0	—	0	—	ns	
44	t _{CSR}	$\overline{\text{CAS}}$ Setup Time, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	10	—	10	—	10	—	10	—	ns	
45	t _{CHR}	$\overline{\text{CAS}}$ Hold Time, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	20	—	25	—	30	—	40	—	ns	
46	t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	—	80	—	100	—	120	—	ns	
47	t _T	Transition Time(Rise and Fall)	3	25	3	25	3	25	3	25	ns	13
48	t _{RI}	Refresh Interval(256 Cycles)	—	4	—	4	—	4	—	4	ms	14

NOTES:

- Operation within the t_{RAD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, the access time is controlled by t_{AA} and t_{CAC}.
- t_{RCD}(max.) is specified for reference only. Operation within t_{RCD}(max.) limits insures that t_{RAC}(max.) and t_{AA}(max.) can be met. If t_{RCD} is greater than the specified t_{RCD}(max.), the access time is controlled by t_{AA} and t_{CAC}.
- Assumes that t_{RAD} ≤ t_{RAD}(max.). If t_{RAD} is greater than t_{RAD}(max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD}(max.).
- Assumes that t_{RCD} ≤ t_{RCD}(max.). If t_{RCD} is greater than t_{RCD}(max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD}(max.).
- Measured with a load equivalent to two TTL inputs and 100 pF in parallel.
- Assumes that t_{RAD} ≥ t_{RAD}(max.).
- Either t_{RRH} or t_{RCH} must be satisfied for a Read Cycle to occur.
- t_{OFF} and t_{ON} define the time at which D_{OUT} reaches an open circuit condition and are not referenced to the output voltage levels.
- t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are not restrictive operating parameters.
- t_{WCS}(min.) must be satisfied in an Early Write Cycle.
- t_{PS} and t_{PH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
- Access time is determined by the longer of t_{AA}, t_{CAC} or t_{CAP}.
- t_T is measured between V_{IH}(min.) and V_{IL}(max.). AC measurements assume t_T = 5 ns.
- An initial 200μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

CAPACITANCE⁽¹⁾(T_A = 25°C, V_{DD} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN1}	Address, D _{IN}	—	6	pF
C _{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	—	8	pF
C _{OUT}	D _{OUT}	—	8	pF

NOTE:


- Capacitance is measured at the worst case of voltage levels with a programmable capacitance meter.

HY53C256 262,144×1-Bit CMOS DRAM


TIMING DIAGRAMS

T-46-23-15

READ CYCLE




EARLY WRITE CYCLE



T-46-23-15

[illegible]


3



HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15


FAST PAGE MODE READ-MODIFY-WRITE CYCLE



HY53C256 262,144×1-Bit CMOS DRAM


T-46-23-15

RAS-ONLY REFRESH CYCLE



3


CAS-BEFORE-RAS REFRESH CYCLE




HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



READ CYCLE



WRITE CYCLE



HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

FUNCTIONAL DESCRIPTION

The HY53C256 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The HY53C256 reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe($\overline{\text{RAS}}$). The column address flows through an internal address buffer and is latched by the Column Address Strobe($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address rather than the precise time that the $\overline{\text{CAS}}$ edge occurs, the delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ has little effect on the access time.

MEMORY CYCLE

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum pre-charge time $t_{\text{RP}}/t_{\text{CP}}$ has elapsed.

READ CYCLE

A read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal high during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The column address must be held for a minimum time specified by t_{AR} . Data out becomes valid only when t_{RAC} , t_{AA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between t_{RAC} , t_{AA} and t_{CAC} . For example, the access time is limited by t_{AA} when $t_{\text{RAC}}(\text{min.})$ are both satisfied.

WRITE CYCLE

A write cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The write can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. In the $\overline{\text{CAS}}$ -controlled write cycle

when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the output(D_{OUT}) pin will be in the High-Z state at the beginning of the write function. Ending the write with $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

REFRESH CYCLE

To retain data, 256 refresh cycles are required in each 4 ms period. There are two ways to refresh the memory :

1. By clocking each of the 256 row addresses(A_0 through A_7) with $\overline{\text{RAS}}$ at least every 4 ms. Any read, write, read-modify-write or $\overline{\text{RAS}}$ -only cycle refreshes the addressed row.
2. Using a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. If $\overline{\text{CAS}}$ makes a transition from low to high to low after the previous cycle and before $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is activated. The HY53C256 will use the output of an internal 8-bit counter as the source of row address and ignore external address inputs. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ is a "refresh-only" mode and no data access or device selection is allowed. Thus, D_{OUT} will remain in the High-Z state during the cycle.

A $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test mode is provided to ensure reliable operation of the internal refresh counter. The user can use the counter test mode to write consecutive data patterns (256 write cycles) and then verify the written data by applying 256 consecutive read cycles.

DATA RETENTION MODE

The HY53C256 offers a CMOS standby mode that is entered by causing the $\overline{\text{RAS}}$ clock to swing between a valid V_{IL} and an "extra high" V_{IH} within 0.2V of V_{DD} . While the $\overline{\text{RAS}}$ clock is at the "extra high" level, the HY53C256 power consumption is reduced to the low I_{DDs} level. Overall I_{DD} consumption when operating in this mode can be calculated as follows :

$$I = \frac{(t_{\text{RC}}) \times (I_{\text{active}}) + (t_{\text{RX}} - t_{\text{RC}}) \times (I_{\text{DDs}})}{t_{\text{RX}}}$$

Where t_{RC} = Refresh Cycle Time
 t_{RX} = Refresh Interval/256

FAST PAGE MODE OPERATION

Fast page mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while $\overline{\text{CAS}}$ is high.

Thus, access begins at the occurrence of a valid column address rather than at the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_r from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer and acts as an output enable.

During fast page mode operation, read, write, read-modify-write, or read-write-read cycles are possible at random addresses within a row. Following the initial entry cycle into fast page mode, access is t_{AA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of $\overline{\text{CAS}}$, the access time is determined by the $\overline{\text{CAS}}$ rising edge (specified by t_{CAP} as shown in figure 1). If the column address is valid after the rising edge of $\overline{\text{CAS}}$, the access is timed from the occurrence of the valid address and is specified by t_{AA} . In both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enables the output.

Fast page mode provides a sustained data rate of over 20 MHz for applications that require high data rates like bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate :

$$\text{Data Rate} = \frac{512}{t_{\text{RC}} + 511 \times t_{\text{PC}}}$$

DATA OUTPUT OPERATION

The HY53C256 data output pin (D_{OUT}) has a three-state capability and is controlled by $\overline{\text{CAS}}$. When $\overline{\text{CAS}}$ is high ($\geq V_{\text{IH}}$), the output is in the High-Z state. Table 1 summarizes the D_{OUT} states possible for various memory cycles.

POWER ON

After application of the V_{DD} an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the refresh interval).

During power on, the V_{DD} current requirement of the HY53C256 is dependant on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during power on, the device will go into an active cycle and I_{DD} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{DD} or be held at a valid V_{IH} during power on to avoid current surges.


HY53C256 262,144×1-Bit CMOS DRAM

T-46-23-15

TABLE 1. DATA OUTPUT OPERATION FOR VARIOUS CYCLE TYPES

CYCLE TYPE	D _{OUT} STATE
Read Cycle	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ -Controlled Write Cycle(Early Write)	High-Z
$\overline{\text{WE}}$ -Controlled Write Cycle(Late Write)	Active, not valid
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle(Early Write)	High-Z
Fast Page Mode Read-Modify-Write Cycle	Data from Addressed Memory Cell
$\overline{\text{RAS}}$ -only Refresh Cycle	High-Z
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle	Data Remains as in Previous Cycle
$\overline{\text{CAS}}$ -only Cycle	High-Z


FIGURE 1. FAST PAGE MODE ACCESS TIME DETERMINATION




T-46-23-15

PACKAGE INFORMATION


- 16 PIN PLASTIC DUAL IN LINE PACKAGE—300 MIL



UNIT: INCH(mm) MAX. _____
MIN. _____



- 18 PIN PLASTIC LEADED CHIP CARRIER—330 MIL



UNIT : INCH(mm) MAX. _____
MIN. _____

