

## DESCRIPTION

The HY62256A/ HY62256A-I is a high-speed, low power and 32,786 x 8-bits CMOS Static Random Access Memory fabricated using Hyundai's high performance CMOS process technology. The HY62256A/ HY62256A-I has a data retention mode that guarantees data to remain valid at the minimum power supply voltage of 2.0 volt. Using the CMOS technology, supply voltages from 2.0 to 5.5volt has little effect on supply current in the data retention mode. The HY62256A/HY62256A-I is suitable for use in low voltage operation and battery back-up application.

## FEATURES


- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Low power consumption
- Battery backup(L/LL-part)
  - 2.0V(min.) data retention
- Standard pin configuration
  - 28 pin 600 mil PDIP
  - 28 pin 330mil SOP
  - 28 pin 8x13.4 mm TSOP-I  
(Standard and Reversed)

Product No.	Voltage (V)	Speed (ns)	Operation Current(mA)	Standby Current(uA)		Temperature (°C)
				L	LL	
HY62256A	5.0	55/70/85	50	1mA	100	25
HY62256A-I	5.0	55/70/85	50	1mA	100	0~70(Normal) -40~85(E.T.)

Note 1. E.T. : Extended Temperature, Normal : Normal Temperature

2. Current value is max.


## PIN CONNECTION



## PIN DESCRIPTION

Pin Name	Pin Function
/CS	Chip Select
/WE	Write Enable
/OE	Output Enable
A0 ~ A14	Address Inputs
I/O1 ~ I/O8	Data Input/Output
Vcc	Power(+5.0V)
Vss	Ground

## BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied.

Rev.01 /Jul.96

Hyundai Semiconductor

**ORDERING INFORMATION**

Part No.	Speed	Power	Temp.	Package
HY62256AP	55/70/85			PDIP
HY62256ALP	55/70/85	L-part		PDIP
HY62256ALLP	55/70/85	LL-part		PDIP
HY62256AJ	55/70/85			SOP
HY62256ALJ	55/70/85	L-part		SOP
HY62256ALLJ	55/70/85	LL-part		SOP
HY62256AT1	55/70/85			TSOP-I Standard
HY62256ALT1	55/70/85	L-part		TSOP-I Standard
HY62256ALLT1	55/70/85	LL-part		TSOP-I Standard
HY62256AR1	55/70/85			TSOP-I Reversed
HY62256ALR1	55/70/85	L-part		TSOP-I Reversed
HY62256ALLR1	55/70/85	LL-part		TSOP-I Reversed
HY62256AP-I	55/70/85		E.T.	PDIP
HY62256ALP-I	55/70/85	L-part	E.T.	PDIP
HY62256AJ-I	55/70/85		E.T.	SOP
HY62256ALJ-I	55/70/85	L-part	E.T.	SOP
HY62256AT1-I	55/70/85		E.T.	TSOP-I
HY62256ALT1-I	55/70/85	L-part	E.T.	TSOP-I
HY62256AR2-I	55/70/85		E.T.	TSOP-I Reversed
HY62256ALR2-I	55/70/85	L-part	E.T.	TSOP-I Reversed

**ABSOLUTE MAXIMUM RATING (1)**

Symbol	Parameter	Rating	Unit	Remark
Vcc, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to 7.0	V	
TA	Operating Temperature	0 to 70	i	HY62256A
		-40 to 85	i	HY62256A-I
TSTG	Storage Temperature	-65 to 150	i	
Pd	Power Dissipation	1.0	W	
IOUT	Data Output Current	50	mA	
TSOLDER	Lead Soldering Temperature & Time	260•10	i •sec	

## Note

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

TA=0°C to 70°C / TA= -40°C to 85°C(E.T.)

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	Vcc+0.5	V
VIL	Input Low Voltage	-0.5(1)	-	0.8	V

## Note

1. VIL = -3.0V for pulse width less than 30ns

**TRUTH TABLE**

/CS	/WE	/OE	MODE	I/O OPERATION
H	X	X	Standby	High-Z
L	H	H	Output Disabled	High-Z
L	H	L	Read	Data Out
L	L	X	Write	Data In

Note :

1. H=VIH, L=VIL, X=Don't Care

**DC CHARACTERISTICS** $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$  (Normal)/  $-40^\circ C$  to  $85^\circ C$  (E.T.) unless otherwise specified

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Unit	
$I_{LI}$	Input Leakage Current		$V_{SS} \leq V_{IN} \leq V_{CC}$	-1	-	1	$\mu A$	
$I_{LO}$	Output Leakage Current		$V_{SS} \leq V_{OUT} \leq V_{CC}$ , $/CS = VIH$ or $/OE = VIH$ or $/WE = VIL$	-1	-	1	$\mu A$	
$I_{CC}$	Operating Power Supply Current		$/CS = VIL$ , $V_{IN} = VIH$ or $VIL$ , $I_{I/O} = 0mA$	-	30	50	$mA$	
$I_{CC1}$	Average Operating Current		$/CS = VIL$ , Min. Duty Cycle = 100%, $I_{I/O} = 0mA$	-	40	70	$mA$	
$I_{SB}$	TTL Standby Current (TTL Inputs)		$/CS = VIH$ $V_{IN} = VIH$ or $VIL$	-	0.4	2	$mA$	
$I_{SB1}$	CMOS Standby Current (CMOS Inputs)	HY62256A HY62256A-I	$/CS \geq V_{CC} - 0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	-	-	1	$mA$	
				L	-	2	$100 \mu A$	
				LL	-	1	$25 \mu A$	
				-	-	1	$mA$	
				L	-	2	$100 \mu A$	
$V_{OL}$	Output Low Voltage		$I_{OL} = 2.1mA$	-	-	0.4	V	
$V_{OH}$	Output High Voltage		$I_{OH} = -1mA$	2.4	-	-	V	


Note : Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^\circ C$

**AC CHARACTERISTICS**V<sub>CC</sub> = 5V; 10%, TA = 0 $^{\circ}$ C to 70 $^{\circ}$ C (Normal)/ -40 $^{\circ}$ C to 85 $^{\circ}$ C (E.T.) unless otherwise specified.

#	Symbol	Parameter	-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE									
1	t <sub>RC</sub>	Read Cycle Time	55	-	70	-	85	-	ns
2	t <sub>AA</sub>	Address Access Time	-	55	-	70	-	85	ns
3	t <sub>ACS</sub>	Chip Select Access Time	-	55	-	70	-	85	ns
4	t <sub>OE</sub>	Output Enable to Output Valid	-	30	-	35	-	45	ns
5	t <sub>CLZ</sub>	Chip Select to Output in Low Z	5	-	5	-	5	-	ns
6	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	t <sub>CHZ</sub>	Chip Deselection to Output in High Z	0	20	0	30	0	30	ns
8	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	20	0	30	0	30	ns
9	t <sub>OH</sub>	Output Hold from Address Change	5	-	5	-	5	-	ns
WRITE CYCLE									
10	t <sub>WC</sub>	Write Cycle Time	55	-	70	-	85	-	ns
11	t <sub>CW</sub>	Chip Selection to End of Write	50	-	65	-	75	-	ns
12	t <sub>AW</sub>	Address Valid to End of Write	50	-	65	-	75	-	ns
13	t <sub>AS</sub>	Address Set-up Time	0	-	0	-	0	-	ns
14	t <sub>WP</sub>	Write Pulse Width	40	-	50	-	55	-	ns
15	t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
16	t <sub>WHZ</sub>	Write to Output in High Z	0	20	0	30	0	30	ns
17	t <sub>DW</sub>	Data to Write Time Overlap	25	-	35	-	40	-	ns
18	t <sub>DH</sub>	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t <sub>OW</sub>	Output Active from End of Write	5	-	5	-	5	-	ns

**AC TEST CONDITIONS**TA = 0 $^{\circ}$ C to 70 $^{\circ}$ C (Normal) / -40 $^{\circ}$ C to 85 $^{\circ}$ C (E.T.) unless otherwise specified.

PARAMETER	VALUE
Input Pulse Level	0.8V to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	70/85/100ns
	CL = 100pF + 1TTL Load
	55ns
	CL = 50pF + 1TTL Load

**AC TEST LOADS**


Note : Including jig and scope capacitance

**CAPACITANCE**


TA = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>I/O</sub>	Input /Output Capacitance	V <sub>I/O</sub> = 0V	8	pF



Note : These parameters are sampled and not 100% tested

**TIMING DIAGRAM****READ CYCLE 1****Note(READ CYCLE):**

1. tchz and tohz are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tchz max. is less than tclz min. both for a given device and from device to device.
3. /WE is high for the read cycle.

**READ CYCLE 2****Note(READ CYCLE):**

1. /WE is high for the read cycle.
2. Device is continuously selected /CS= VIL.
3. /OE =VIL.

**WRITE CYCLE 1(/OE Clocked)**

**WRITE CYCLE 2 (/OE Low Fixed)**

**Notes(WRITE CYCLE):**

1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition among /CS going low and /WE going low: A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tcw is measured from the later of /CS going low to the end of write .
3. tas is measured from the address valid to the beginning of write.
4. twr is measured from the end of write to the address change. twr is applied in case a write ends as /CS, or /WE going high.
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state, input of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low, or after /WE going low, the outputs remain in high impedance state.
7. DOUT is the same phase of latest written data in this write cycle.
8. DOUT is the read data of the new address.

## DATA RETENTION CHARACTERISTIC


TA=0°C to 70°C (normal)/-40°C to 85°C(E.T.)

Symbol	Parameter		Test Condition	Min	Typ	Max	Unit
VDR	Vcc for Data Retention		/CS ; ^Vcc-0.2V, Vss ; ^VIN ; Vcc	2	-	-	V
ICCDR	Data Retention Current	HY62256A	Vcc = 3.0V, L	-	1	50	uA
		HY62256A-I	/CS ; ^Vcc -0.2V LL	-	1	15(2)	uA
tCDR	Chip Disable to Data Retention Time		Vss ; ^VIN ; Vcc L	-	1	50	uA
tR	Operating Recovery Time		See Data Retention Timing Diagram	0	-	-	ns
				tRC(3)	-	-	ns

### Notes

1. Typical values are under the condition of TA = 25°C.
2. 3uA max. at TA=0°C to 40°C.
3. tRC is read cycle time.

## Data Retention Timing Diagram




## RELIABILITY SPEC.


TEST MODE		TEST SPEC.
ESD	HBM	i^ 2000V
	MM	i^ 250V
LATCH - UP		i^-100mA
		i^100mA

## PACKAGE INFORMATION


28pin 600mil Dual In-Line Package(P)



28pin 330mil Small Outline Package(J)



28pin 8x13.4mm Thin Small Outline Package Standard(T1)



28pin 8x13.4mm Thin Small Outline Package Reversed(R1)

