

# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

**74F50729**

## FEATURES

- Metastable immune characteristics
- Output skew less than 1.5ns
- High source current ( $I_{OH} = 15\text{mA}$ ) ideal for clock driver applications
- See 74F5074 for synchronizing dual D-type flip-flop
- See 74F50109 for synchronizing dual J-K positive edge-triggered flip-flop
- See 74F50728 for synchronizing cascaded dual D-type flip-flop
- Industrial temperature range available ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

## DESCRIPTION

The 74F50729 is a dual positive edge-triggered D-type featuring individual data, clock, set and reset inputs; also true and complementary outputs.

The 74F50729 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup time and hold time are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F50729 are:  $\tau \approx 135\text{ps}$  and  $\tau \approx 9.8 \times 10^6 \text{ sec}$  where  $\tau$  represents a function of the rate at which a latch in a metastable state resolves that condition and  $T_0$  represents a function of the measurement of the propensity of a latch to enter a metastable state.

Set (SDn) and reset (RDn) are asynchronous positive-edge triggered inputs and operate independently of the clock (CPn) input. Data must be stable just one setup time prior to the low-to-high transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the Dn input may be changed without affecting the levels of the output.

TYPE	TYPICAL $f_{\text{MAX}}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F50729	120 MHz	19mA

## ORDERING INFORMATION

DESCRIPTION	ORDER CODE	
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{\text{amb}} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{\text{amb}} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
14-pin plastic DIP	N74F50729N	I74F50729N
14-pin plastic SO	N74F50729D	I74F50729D

## INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0, D1	Data inputs	1.0/0.417	20 $\mu\text{A}$ /250 $\mu\text{A}$
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
SD0, SD1	Set inputs (active rising edge)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
RD0, RD1	Reset inputs (active rising edge)	1.0/1.0	20 $\mu\text{A}$ /20 $\mu\text{A}$
Q0, Q1, $\bar{Q}$ 0, $\bar{Q}$ 1	Data outputs	750/33	15mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20 $\mu\text{A}$  in the high state and 0.6mA in the low state.


# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729


## PIN CONFIGURATION



## LOGIC SYMBOL



## IEC/IEEE SYMBOL



## METASTABLE IMMUNE CHARACTERISTICS

Philips Components—Signetics uses the term 'metastable immune' to describe characteristics of some of the products in its family. Specifically the 74F50XXX family presently consist of 4 products which will not glitch or display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074. By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10MHz clock and 10.02 MHz data) the device-under-test can be often be driven into metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Figure 2 shows clearly that the Q output can vary in time with respect to the Q trigger point. This also implies that the Q or Q output

waveshapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5V volt line in the upper right hand quadrant. These show that the Q output did not change state even though the Q output glitched to at least 1.5 volt, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the waveform will appear as in Fig. 3. The 74F5074 Q output will appear as in Fig. 3. The 74F5074 Q output will not vary with respect to the Q trigger point even when the a part is driven into a metastable state. Any tendency towards internal metastability is resolved by Philips Components—Signetics patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased clock-to-Q/Q propagation delay. This propagation delay is, of course, a function of the metastability characteristics of the part defined by  $\tau$  and  $T_0$ .

The metastability characteristics of the 74F5074 and related part types represent state-of-the-art TTL technology.

After determining the  $T_0$  and  $t$  of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants

to use the 74F50729 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the 74F50729 10 nanoseconds after the clock edge. He simply plugs his number into the equation below:

$$MTBF = e^{(t/\tau)} / T_0 f_c f_i$$

In this formula,  $f_c$  is the frequency of the clock,  $f_i$  is the average input event frequency, and  $t'$  is the time after the clock pulse that the output is sampled ( $t' < h$ ,  $h$  being the normal propagation delay). In this situation the  $f_i$  will be twice the data frequency of 20 MHz because input events consist of both of low and high transitions. Multiplying  $f_i$  by  $f_c$  gives an answer of  $10^{15} \text{ Hz}^2$ . From Fig. 4 it is clear that the MTBF is greater than  $10^{10}$  seconds. Using the above formula the actual MTBF is  $1.51 \times 10^{10}$  seconds or about 480 years.




Figure 26. Test Setup

# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

## COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS




Figure 27. 74F74  $\bar{Q}$  output triggered by Q output, setup and hold times violated




Figure 28. 74F74  $\bar{Q}$  output triggered by Q output, setup and hold times violated

Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

MEAN TIME BETWEEN FAILURES (MTBF) VERSUS  $t'$




Figure 29.

NOTE:  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ ,  $\tau = 135ps$ ,  $T_0 = 9.8 \times 10^6 \text{ sec}$


TYPICAL VALUES FOR  $\tau$  AND  $T_0$  AT VARIOUS  $V_{CC}$ S AND TEMPERATURES

$V_{CC}$	$T_{amb} = 0^{\circ}C$		$T_{amb} = 25^{\circ}C$		$T_{amb} = 70^{\circ}C$	
	$\tau$	$T_0$	$\tau$	$T_0$	$\tau$	$T_0$
5.5V	125ps	$1.0 \times 10^9 \text{ sec}$	138ps	$5.4 \times 10^6 \text{ sec}$	160ps	$1.7 \times 10^5 \text{ sec}$
5.0V	115ps	$1.3 \times 10^{10} \text{ sec}$	135ps	$9.8 \times 10^6 \text{ sec}$	167ps	$3.9 \times 10^4 \text{ sec}$
4.5V	115ps	$3.4 \times 10^{13} \text{ sec}$	132ps	$5.1 \times 10^8 \text{ sec}$	175ps	$7.3 \times 10^4 \text{ sec}$

# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS				OUTPUTS		OPERATING MODE
SD	RD	CP	D	Q	$\bar{Q}$	
↑	↑	X	X	H	L	Asynchronous set
↑	↑	X	X	L	H	Asynchronous reset
↑	↑	↑	h	H	L	Load "1"
↑	↑	↑	l	L	H	Load "0"
↑	↑	↑	X	NC	NC	Hold

### NOTES:

1. H = High-voltage level
2. h = High-voltage level one setup time prior to low-to-high clock transition
3. L = Low-voltage level
4. l = Low-voltage level one setup time prior to low-to-high clock transition
5. NC = No change from the previous setup
6. X = Don't care
7. ↑ = Low-to-high clock transition
8. ↑ = Not low-to-high clock transition

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V
V <sub>IH</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current		-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state		-0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in low output state		40	mA
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			MIN	NOM	MAX	
$V_{CC}$	Supply voltage		4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage		2.0			V
$V_{IL}$	Low-level input voltage				0.8	V
$I_{IK}$	Input clamp current				-18	mA
$I_{OH}$	High-level output current	$V_{CC} \pm 10\%$			-12	mA
		$V_{CC} \pm 5\%$			-15	mA
$I_{OL}$	Low-level output current				20	mA
$T_{amb}$	Operating free air temperature range	Commercial range	0		+70	°C
		Industrial range	-40		+85	°C

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>			LIMITS			UNIT
						MIN	TY. <sup>2</sup>	MAX	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN  V <sub>IL</sub> = MAX,	I <sub>OH</sub> = MAX	±10%V <sub>CC</sub>	2.5			V
					±5%V <sub>CC</sub>	2.7	3.4		V
				I <sub>OH</sub> = -15mA	±5%V <sub>CC</sub>	2.0			V
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,  V <sub>IH</sub> = MIN	I <sub>OL</sub> = MAX	±10%V <sub>CC</sub>		0.30	0.50	V
					±5%V <sub>CC</sub>		0.30	0.50	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>				-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V					100	μA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V					20	μA
I <sub>IL</sub>	Low-level input current	Dn	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V					-250	μA
		CPn, SDn, RDn						-20	μA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.25V			-60		-150	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)		V <sub>CC</sub> = MAX				19	27	mA

### NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_{amb} = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.
- Measure  $I_{CC}$  with the clock input grounded and all outputs open, then with Q and  $\bar{Q}$  outputs high in turn.

# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS							UNIT
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$	Maximum clock frequency	Waveform 1	105	120		85		75		ns
$t_{PLH}$ $t_{PHL}$	Propagation delay CPn to Qn or $\bar{Q}$ n	Waveform 1	2.0 2.0	3.9 3.9	6.0 6.0	1.5 2.0	6.5 6.5	1.5 2.0	7.0 6.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay SDn RDn to Qn or $\bar{Q}$ n	Waveform 2	2.0 3.0	4.0 5.0	6.5 7.5	1.5 2.0	7.5 8.0	1.5 2.0	7.5 8.0	ns
$t_{sk(o)}$	Output skew <sup>1, 2</sup>	Waveform 4			1.5		1.5		1.5	ns

### NOTES:

1.  $|t_{PLH} \text{ actual} - t_{PHL} \text{ actual}|$  for any one output compared to any other output where N and M are either LH or HL.
2. Skew lines are valid only under same conditions (temperature,  $V_{CC}$ , loading, etc.,).


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
$t_{su} \text{ (H)}$ $t_{su} \text{ (L)}$	Setup time, high or low Dn to CPn	Waveform 1	1.5 1.5			2.0 2.0		2.0 2.0		ns
$t_h \text{ (H)}$ $t_h \text{ (L)}$	Hold time, high or low Dn to CPn	Waveform 1	1.0 1.0			1.5 1.5		1.5 1.5		ns
$t_w \text{ (H)}$ $t_w \text{ (L)}$	CPn pulse width, high or low	Waveform 2	3.0 4.0			3.5 6.0		3.5 6.0		ns
$t_w \text{ (L)}$	SDn, RDn pulse width, low	Waveform 3	3.5			4.0		4.0		ns
$t_{rec}$	Recovery time SDn, RDn to CPn	Waveform 3	6.0			6.5		6.5		ns
$t_{rec}$	Recovery time SDn to RDn or RDn to SDn	Waveform 3	6.0			1.0		1.0		ns


# Synchronizing dual D-type flip-flop with edge-triggered set and reset and metastable immune characteristics

74F50729


## AC WAVEFORMS




Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency



Waveform 2. Propagation delay for set and reset to output, set and reset pulse width



Waveform 3. Recovery time for set or reset to output




Waveform 4. Output skew

### NOTES:

- For all waveforms,  $V_M = 1.5V$ .
- The shaded areas indicate when the input is permitted to change for predictable output performance.


## TEST CIRCUIT AND WAVEFORMS



Test circuit for totem-pole outputs

### DEFINITIONS:

- $R_L$  = Load resistor;  
see AC electrical characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance;  
see AC electrical characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



Input pulse definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	$V_M$	rep. rate	$t_W$	$t_{TLH}(1/2)$	$t_{THL}(1/2)$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns