

Dual D-type flip-flop

74F74


FEATURE

- Industrial temperature range available (-40°C to $+85^{\circ}\text{C}$)

DESCRIPTION

The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set ($\overline{\text{SD}}$) and reset ($\overline{\text{RD}}$) are asynchronous active low inputs and operate independently of the clock input. When set and reset are inactive (high), data at the D input is transferred to the Q and $\overline{\text{Q}}$ outputs on the low-to-high transition of the clock. Data must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

PIN CONFIGURATION



TYPE	TYPICAL f_{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F74	125MHz	11.5mA

ORDERING INFORMATION


DESCRIPTION	ORDER CODE		PKG. DWG. #
	COMMERCIAL RANGE $V_{\text{CC}} = 5\text{V} \pm 10\%$, $T_{\text{amb}} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	INDUSTRIAL RANGE $V_{\text{CC}} = 5\text{V} \pm 10\%$, $T_{\text{amb}} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	
14-pin plastic DIP	N74F74N	I74F74N	SOT27-1
14-pin plastic SO	N74F74D	I74F74D	SOT108-1

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0, D1	Data inputs	1.0/1.0	20 μA /0.6mA
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20 μA /0.6mA
$\overline{\text{SD}}$ 0, $\overline{\text{SD}}$ 1	Set inputs (active low)	1.0/3.0	20 μA /1.8mA
$\overline{\text{RD}}$ 0, $\overline{\text{RD}}$ 1	Reset inputs (active low)	1.0/3.0	20 μA /1.8mA
Q0, Q1, $\overline{\text{Q}}$ 0, $\overline{\text{Q}}$ 1	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20 μA in the high state and 0.6mA in the low state.

LOGIC SYMBOL



IEC/IEEE SYMBOL




7110826 0103666 829

Dual D-type flip-flop

74F74

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OUTPUTS		OPERATING MODE
SD	RD	CP	D	Q	$\bar{Q}$	
L	H	X	X	H	L	Asynchronous set
H	L	X	X	L	H	Asynchronous reset
L	L	X	X	H	H	Undetermined*
H	H	↑	h	H	L	Load "1"
H	H	↑	l	L	H	Load "0"
H	H	↑	X	NC	NC	Hold

NOTES:

- 1 H = High voltage level
- 2 h = High voltage level one setup time prior to low-to-high clock transition
- 3 L = Low voltage level
- 4 l = Low voltage level one setup time prior to low-to-high clock transition
- 5 NC = No change from the previous setup
- 6 X = Don't care
- 7 ↑ = Low-to-high clock transition
- 8 ↑ = Not low-to-high clock transition
- 9 * = This setup is unstable and will change when either set or reset return to the high level.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in high output state		-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in low output state		40	mA
T _{amb}	Operating free air temperature range	Commercial range	0 to +70	°C
		Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current				-1	mA
I _{OL}	Low-level output current				20	mA
T _{amb}	Operating free air temperature range	Commercial range	0		+70	°C
		Industrial range	-40		+85	°C

Dual D-type flip-flop

74F74

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						MIN	TYP ²	MAX	
V _{OH}	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	±10%V _{CC}	2.5			V
					±5%V _{CC}	2.7	3.4		V
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = MAX	±10%V _{CC}		0.30	0.50	V
					±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I _I	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V					100	μA
I _{IH}	High-level input current		V _{CC} = MAX, V _I = 2.7V					20	μA
I _{IL}	Low-level input current	Dn, CPn	V _{CC} = MAX, V _I = 0.5V					-0.6	mA
		SDn, RDn	V _{CC} = MAX, V _I = 0.5V					-1.8	mA
I _{OS}	Short-circuit output current ³		V _{CC} = MAX			-60		-150	mA
I _{CC}	Supply current (total) ⁴		V _{CC} = MAX				11.5	16	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Measure I_{CC} with the clock input grounded and all outputs open, then with Q and $\bar{Q}$ outputs high in turn.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS								UNIT
			V _{CC} = +5.0V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5.0V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		V _{CC} = +5.0V ± 10% T _{amb} = -40°C to +85°C C _L = 50pF, R _L = 500Ω			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{max}	Maximum clock frequency	Waveform 1	100	125		100		90		MHz	
t _{PLH} t _{PHL}	Propagation delay CPn to Qn or Qn	Waveform 1	3.8 4.4	5.3 6.2	6.8 8.0	3.8 4.4	7.8 9.2	3.8 4.4	8.5 9.2	ns	
t _{PLH} t _{PHL}	Propagation delay SDn, RDn to Qn or Qn	Waveform 2	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	7.1 10.5	3.2 2.5	7.5 10.5	ns	

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS								UNIT
			$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$		$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
$t_{su} \text{ (H)}$ $t_{su} \text{ (L)}$	Setup time, high or low Dn to CPn	Waveform 1	2.0 3.0			2.0 3.0		2.0 3.0		ns	
$t_h \text{ (H)}$ $t_h \text{ (L)}$	Hold time, high or low Dn to CPn	Waveform 1	1.0 1.0			1.0 1.0		1.0 1.0		ns	
$t_w \text{ (H)}$ $t_w \text{ (L)}$	CPn pulse width, high or low	Waveform 1	4.0 5.0			4.0 5.0		4.0 5.0		ns	
$t_w \text{ (L)}$	SDn, RDn pulse width, low	Waveform 2	4.0			4.0		4.0		ns	
t_{rec}	Recovery time SDn, RDn to CPn	Waveform 3	2.0			2.0		2.0		ns	


Dual D-type flip-flop

74F74


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency




Waveform 3. Recovery time for set or reset to clock



Waveform 2. Propagation delay for set and reset to output, set and reset pulse width


TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs

DEFINITIONS:

- R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



Input Pulse Definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	V_M	rep. rate	t_w	$t_{TLH}(tr)$	$t_{THL}(tr)$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00006