

Features

- 1,048,576 word by 16 bit organization
- Single 3.3V \pm 0.3V or 5.0V \pm 0.5V power supply
- Standard Power (SP) and Low Power (LP)
- 4096 Refresh Cycles
 - 64 ms Refresh Rate (SP version)
 - 256 ms Refresh Rate (LP version)
- High Performance:

| | | -50 | -60 | Units |
|------------------|----------------------------|-----|-----|-------|
| t _{RAC} | RAS Access Time | 50 | 60 | ns |
| t _{CAC} | CAS Access Time | 13 | 15 | ns |
| t _{AA} | Column Address Access Time | 25 | 30 | ns |
| t _{RC} | Cycle Time | 95 | 110 | ns |
| t _{PC} | Fast Page Mode Cycle Time | 35 | 40 | ns |

Description

The IBM0116160 is a dynamic RAM organized 1,048,576 words by 16 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced 0.5μ m CMOS silicon gate process technology. The circuit and process have been carefully designed to pro-

Low Power Dissipation

- Active (max) 50 mA / 45 mA
- Standby: TTL Inputs (max) 2.0 mA
- Standby: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.1 mA (LP version)
- Self Refresh (LP version only)
 - 200µA (3.3 Volt)
 - 300µA (5.0 Volt)
- 2 CAS
- Fast Page Mode
- Read-Modify-Write
- RAS Only and CAS before RAS Refresh
- Hidden Refresh
- Package: TSOP-II 50/44 (400mil x 825mil) SOJ 42/42 (400mil)

vide high performance, low power dissipation, and high reliability. The devices operate with a single $3.3V \pm 0.3V$ or $5.0V \pm 0.5V$ power supply. The 20 addresses required to access any bit of data are multiplexed (12 are strobed with RAS, 8 are strobed with CAS).

Pin Description

| RAS | Row Address Strobe |
|-----------------|---------------------------|
| LCAS / UCAS | L/U Column Address Strobe |
| WE | Read/Write Input |
| A0 - A11 | Address Inputs |
| ŌĒ | Output Enable |
| I/O0 - I/O15 | Data Input/Output |
| V _{cc} | Power (+3.3V or +5.0V) |
| V _{SS} | Ground |

Pin Assignments (Top View)

| | 50/44 TS | OP | 42/4 | 2 SOJ |
|--|--|--|--|---|
| Vcc [100 [101 [102 [103 [103 [104 [105 [106 [107 [10 | 1 () 2 3 4 5 6 7 8 9 10 11 | 50 Vss 49 1015 48 1014 47 1013 46 1012 45 Vss 44 1011 43 1010 42 109 41 108 40 NC | Vcc [1] IO0 [2 IO1 [3 IO2 [4 IO3 [5 Vcc [6 IO4 [7 IO5 [8 IO6 [9 IO7 [10 NC [11 | 42] Vss 41] IO15 40] IO14 39] IO13 38] IO12 37] Vss 36] IO11 35] IO10 34] IO9 33] IO8 32] NC |
| NC C NC C WE C RAS C A11 C A10 C A10 C A1 C A2 C A3 C Vcc C | 15 16 17 18 19 20 21 22 23 24 25 | 36 NC 35 LCAS 34 UCAS 33 OE 32 A9 31 A8 30 A7 29 A6 28 A5 27 A4 26 Vss | NC [12 WE [13 RAS [14 A11 [15 A10 [16 A0 [17 A1 [18 A2 [19 A3 [20 Vcc [21 | 31] LCAS 30] UCAS 29] OE 28] A9 27] A8 26] A7 25] A6 24] A5 23] A4 22] Vss |




Ordering Information

| Part Number | SP / LP | Self Refresh | Power Supply | Speed | Package | Notes |
|-------------------|---------|--------------|--------------|-------|----------------------|-------|
| IBM0116160T3 -50 | SP | No | 5.0V | 50ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160T3 -60 | SP | No | 5.0V | 60ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160BT3 -50 | SP | No | 3.3V | 50ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160BT3 -60 | SP | No | 3.3V | 60ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160J3 -50 | SP | No | 5.0V | 50ns | 400mil SOJ 42/42 | 1 |
| IBM0116160J3 -60 | SP | No | 5.0V | 60ns | 400mil SOJ 42/42 | 1 |
| IBM0116160BJ3 -50 | SP | No | 3.3V | 50ns | 400mil SOJ 42/42 | 1 |
| IBM0116160BJ3 -60 | SP | No | 3.3V | 60ns | 400mil SOJ 42/42 | 1 |
| IBM0116160MT3 -50 | LP | Yes | 5.0V | 50ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160MT3 -60 | LP | Yes | 5.0V | 60ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160PT3 -50 | LP | Yes | 3.3V | 50ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160PT3 -60 | LP | Yes | 3.3V | 60ns | 400mil TSOP-II 50/44 | 1 |
| IBM0116160MJ3 -50 | LP | Yes | 5.0V | 50ns | 400mil SOJ 42/42 | 1 |
| IBM0116160MJ3 -60 | LP | Yes | 5.0V | 60ns | 400mil SOJ 42/42 | 1 |
| IBM0116160PJ3 -50 | LP | Yes | 3.3V | 50ns | 400mil SOJ 42/42 | 1 |
| IBM0116160PJ3 -60 | LP | Yes | 3.3V | 60ns | 400mil SOJ 42/42 | 1 |



Block Diagram





Truth Table

| Function | | RAS | LCAS | UCAS | WE | ŌĒ | Row Address | Column Address | I/O0 - I/O15 |
|----------------------------------|------------|-------|------|------|-----|-----|----------------|-------------------|--|
| Standby | | Н | H→X | H→X | Х | Х | Х | Х | High Impedance |
| Read: Word | Read: Word | | L | L | н | L | Row | Col | Data Out |
| Read: Lower Byte | | L | L | Н | Н | L | Row | Col | Lower Byte: Data Out Upper Byte: High-Z |
| Read: Upper Byte | | L | Н | L | Н | L | Row | Col | Lower Byte: High-Z Upper Byte: Data Out |
| Write: Word Early-Write | | L | L | L | L | х | Row | Col | Data In |
| Write: Lower Byte Early-Write | | L | L | н | L | х | Row | Col | Lower Byte: Data In Upper Byte: High-Z |
| Write: Upper Byte Early-Write | | L | н | L | L | х | Row | Col | Lower Byte: High-Z Upper Byte: Data In |
| Read-Modify-Write | | L | L | L | H→L | L→H | Row | Col | Data Out, Data In |
| Fast Page Mode | 1st Cycle | L | H→L | H→L | Н | L | Row | Col | Data Out |
| Read | 2nd Cycle | L | H→L | H→L | н | L | N/A | Col | Data Out |
| Fast Page Mode | 1st Cycle | L | H→L | H→L | L | х | Row | Col | Data In |
| Write | 2nd Cycle | L | H→L | H→L | L | х | N/A | Col | Data In |
| Fast Page Mode | 1st Cycle | L | H→L | H→L | H→L | L→H | Row | Col | Data Out, Data In |
| Read-Modify-Write | 2nd Cycle | L | H→L | H→L | H→L | L→H | N/A | Col | Data Out, Data In |
| RAS-Only Refresh | | L | н | Н | Х | Х | Row | N/A | High Impedance |
| CAS-Before-RAS Refresh | | H→L | L | L | Н | Х | Х | N/A | High Impedance |
| Lliddon Dofroch | Read | L→H→L | L | L | Н | L | Row | Col | Data Out |
| Hidden Refresh | Write | L→H→L | L | L | L→H | Х | Row | Col | Data In |
| Self Refresh (LP version only) | | H→L | L | L | Н | Х | Х | Х | High Impedance |



Absolute Maximum Ratings

| Cumbal | Parameter | Rat | ting | Units | Notes |
|------------------|------------------------------|---|---|-------|-------|
| Symbol | Parameter | 3.3 Volt Device | 5.0 Volt Device | Units | NOLES |
| V _{CC} | Power Supply Voltage | -0.5 to +4.6 | -1.0 to +7.0 | V | 1 |
| V _{IN} | Input Voltage | -0.5 to min (V _{CC} +0.5, 4.6) | -0.5 to min (V _{CC} +0.5, 7.0) | V | 1 |
| V _{OUT} | Output Voltage | -0.5 to min (V _{CC} +0.5, 4.6) | -0.5 to min (V _{CC} +0.5, 7.0) | V | 1 |
| T _{OPR} | Operating Temperature | 0 to +70 | 0 to +70 | °C | 1 |
| T _{STG} | Storage Temperature | -55 to +150 | -55 to +150 | °C | 1 |
| P_D | Power Dissipation | 1.0 | 1.0 | W | 1 |
| I _{OUT} | Short Circuit Output Current | 50 | 50 | mA | 1 |

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

| Cumbol | Symbol Parameter | | 3.3 Volt Device | | | .0 Volt Devic | e | Units | Notes |
|-----------------|--------------------|------|-----------------|-----------------------|------|---------------|-----------------------|-------|-------|
| Symbol | Falameter | Min. | Тур. | Max. | Min. | Тур. | Max. | Units | Notes |
| V _{CC} | Supply Voltage | 3.0 | 3.3 | 3.6 | 4.5 | 5.0 | 5.5 | V | 1 |
| V _{IH} | Input High Voltage | 2.0 | — | V _{CC} + 0.5 | 2.4 | — | V _{CC} + 0.5 | V | 1, 2 |
| VIL | Input Low Voltage | -0.5 | — | 0.8 | -0.5 | — | 0.8 | V | 1, 2 |

1. All voltages referenced to V_{SS} .

2. V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of \leq 4.0ns with 3.3 Volt, or V_{CC} + 2.0V for pulse widths of \leq 4.0ns (or V_{CC} + 1.0V for \leq 8.0ns) with 5.0 Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths \leq 4.0ns with 3.3 Volt, or to -2.0V for pulse widths \leq 4.0ns (or -1.0V for \leq 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

Capacitance (T_A= 25°C, V_{CC}= $3.3V \pm 0.3V$ or V_{CC}= $5.0V \pm 0.5V$)

| Symbol | Parameter | Min. | Max. | Units | Notes | | | | |
|-----------------|--|------|------|-------|-------|--|--|--|--|
| C _{I1} | Input Capacitance (A0 - A11) | — | 5 | pF | 1 | | | | |
| C _{I2} | Input Capacitance (RAS, ICAS, UCAS, WE, OE) | _ | 7 | pF | 1 | | | | |
| Co | Output Capacitance (I/O0 - I/O15) | | 7 | pF | 1 | | | | |
| 1. Input capa | 1. Input capacitance measurements made with rise time shift method with $\overline{CAS} = V_{IH}$ to disable output. | | | | | | | | |



DC Electrical Characteristics (T_A= 0 to +70 °C, V_{CC}= $3.3V \pm 0.3V$ or V_{CC}= $5.0V \pm 0.5V$)

| Symbol | Parameter | | Min. | Max. | Units | Note |
|-------------------|---|------------|------|-----------------|--|-------|
| I _{CC1} | Operating Current Average Power Supply Operating Current | -50 | _ | 50 | mA | 1, 2, |
| .001 | (RAS, CAS, Address Cycling: $t_{RC} = t_{RC}$ min.) | -60 | — | 45 | 11// (| 1, 2, |
| I _{CC2} | Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH}) | | - | 1 | mA | |
| | RAS Only Refresh Current | -50 | — | 50 | | 4.0 |
| I _{CC3} | | -60 | — | 45 | Am mA mA mA mA mA μA | 1, 3 |
| 1 | Fast Page Mode Current Average Power Supply Current | -50 | — | 25 | mA | 1.2 |
| I _{CC4} | $(RAS = V_{IL}, CAS, Address Cycling: t_{PC} = t_{PC} min)$ | -60 | — | 25 | | 1, 2, |
| 1 | Standby Current (CMOS) Power Supply Standby Current | SP version | | 1 | ~ ^ | |
| I _{CC5} | $(RAS = CAS = V_{CC} - 0.2V)$ | LP version | — | 0.1 | mA | |
| 1 | CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode | -50 | | 50 | ~^^ | 1 3 |
| I _{CC6} | $(RAS, CAS, Cycling: t_{RC} = t_{RC} min)$ | -60 | — | 45 | ША | 1, 3 |
| | Self Refresh Current, LP version only Average Power Supply Current during Self Refresh | 3.3V | | 200 | | |
| I _{CC7} | $\frac{\text{CBR cycle with RAS} \ge t_{\text{RASS}} \text{ (min); CAS held low;}}{\text{WE} = V_{\text{CC}} - 0.2\text{V; Addresses and } D_{\text{IN}} = V_{\text{CC}} - 0.2\text{V or } 0.2\text{V.}}$ | 5.0V | _ | 300 | μA | |
| I _{I(L)} | Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$, All Other Pins Not Under Test = 0 | V | -5 | +5 | μΑ | |
| I _{O(L)} | Output Leakage Current (D _{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$) | | -5 | +5 | μA | |
| V _{OH} | Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -2.0mA for 3.3V, or I _{OUT} = -5mA for 5.0V) | | 2.4 | V _{cc} | v | |
| V _{OL} | Output Level (TTL) Output "L" Level Voltage ($I_{OUT} = +2.0$ mA for 3.3V, or $I_{OUT} = +4.2$ mA for 5.0V) | | 0.0 | 0.4 | V | |

1. $I_{CC1},\,I_{CC3},\,I_{CC4}$ and I_{CC6} depend on cycle rate.

2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

3. Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.

Discontinued (9/98 - last order; 3/99 last ship)



IBM0116160 IBM0116160M IBM0116160B IBM0116160P 1M x 16 12/8 DRAM

AC Characteristics (T_A= 0 to +70 °C, V_{CC}= $3.3V \pm 0.3V$ or V_{CC}= $5.0V \pm 0.5V$)

- 1. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t_T =5ns.
- 3. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4. Valid column addresses are A0 through A7.
- 5. When both LCAS and UCAS go low at the same time, all 16 bits of data are read/written into the device. LCAS and UCAS cannot be staggered within the same read/write cycle.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

| Symbol | Derometer | | -50 | -60 | | Units | Notes |
|------------------|-------------------------------------|------|------|------|------|-------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units | Notes |
| t _{RC} | Random Read or Write Cycle Time | 95 | — | 110 | — | ns | |
| t _{RP} | RAS Precharge Time | 30 | — | 40 | — | ns | |
| t _{CP} | CAS Precharge Time | 10 | _ | 10 | _ | ns | |
| t _{RAS} | RAS Pulse Width | 50 | 10K | 60 | 10K | ns | |
| t _{CAS} | CAS Pulse Width | 13 | 10K | 15 | 10K | ns | |
| t _{ASR} | Row Address Setup Time | 0 | — | 0 | — | ns | |
| t _{RAH} | Row Address Hold Time | 10 | _ | 10 | — | ns | |
| t _{ASC} | Column Address Setup Time | 0 | — | 0 | — | ns | |
| t _{CAH} | Column Address Hold Time | 10 | — | 10 | — | ns | |
| t _{RCD} | RAS to CAS Delay Time | 20 | 37 | 20 | 45 | ns | 1 |
| t _{RAD} | RAS to Column Address Delay Time | 15 | 25 | 15 | 30 | ns | 2 |
| t _{RSH} | RAS Hold Time | 13 | _ | 15 | _ | ns | |
| t _{CSH} | CAS Hold Time | 50 | _ | 60 | _ | ns | |
| t _{CRP} | CAS to RAS Precharge Time | 5 | _ | 5 | _ | ns | |
| t _{DZO} | OE Delay Time from D _{IN} | 0 | _ | 0 | _ | ns | 3 |
| t _{DZC} | CAS Delay Time from D _{IN} | 0 | — | 0 | — | ns | 3 |
| t _T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | ns | 4 |

1. Operation within the $t_{RCD}(max.)$ limit ensures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .

2. Operation within the $t_{RAD}(max.)$ limit ensures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .

3. Either t_{DZC} or t_{DZO} must be satisfied.

4. AC measurements assume $t_T=5ns$.



Write Cycle

| Symbol | Parameter | -50 | | -60 | | Units | Notes |
|------------------|----------------------------------|------|------|------|------|-------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units | NOLES |
| t _{WCS} | Write Command Set Up Time | 0 | — | 0 | — | ns | 1 |
| t _{WCH} | Write Command Hold Time | 10 | — | 15 | — | ns | |
| t _{WP} | Write Command Pulse Width | 10 | _ | 15 | _ | ns | |
| t _{RWL} | Write Command to RAS Lead Time | 13 | — | 15 | — | ns | |
| t _{CWL} | Write Command to CAS Lead Time | 13 | _ | 15 | _ | ns | |
| t _{OED} | OE to D _{IN} Delay Time | 13 | _ | 15 | _ | ns | 2 |
| t _{DS} | D _{IN} Setup Time | 0 | _ | 0 | _ | ns | 3 |
| t _{DH} | D _{IN} Hold Time | 10 | _ | 12 | | ns | 3 |

1. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min), and $t_{CPW} \ge t_{CPW}$ (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

2. Either t_{CDD} or t_{OED} must be satisfied.

3. These parameters are referenced to LCAS or UCAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.



Read Cycle

| Cumbol | Deremeter | | -50 | -60 | | Units | Notes |
|------------------|--------------------------------------|------|------|------|------|-------|---------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Units | Notes |
| t _{RAC} | Access Time from RAS | — | 50 | — | 60 | ns | 1, 2, 3 |
| t _{CAC} | Access Time from CAS | — | 13 | — | 15 | ns | 1, 3 |
| t _{AA} | Access Time from Address | — | 25 | — | 30 | ns | 2, 3 |
| t _{OEA} | Access Time from OE | - | 13 | — | 15 | ns | 3 |
| t _{RCS} | Read Command Setup Time | 0 | _ | 0 | | ns | |
| t _{RCH} | Read Command Hold Time to CAS | 0 | _ | 0 | _ | ns | 4 |
| t _{RRH} | Read Command Hold Time to RAS | 0 | _ | 0 | | ns | 4 |
| t _{RAL} | Column Address to RAS Lead Time | 25 | — | 30 | — | ns | |
| t _{CAL} | Column Address to CAS Lead Time | 25 | _ | 30 | | ns | |
| t _{CLZ} | CAS to Output in Low-Z | 0 | _ | 0 | | ns | 3 |
| t _{OH} | Output Data Hold Time | 3 | _ | 3 | | ns | |
| t _{оно} | Output Data Hold from OE | 3 | _ | 3 | | ns | |
| t _{OFF} | Output Buffer Turn-Off Delay | - | 13 | — | 15 | ns | 5 |
| t _{OEZ} | Output Buffer Turn-Off Delay from OE | _ | 13 | _ | 15 | ns | 5 |
| t _{CDD} | CAS to D _{IN} Delay Time | 13 | — | 15 | | ns | 6 |

1. Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.

Operation within the t_{RAD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.

3. Measured with the specified current load and 100pF.

4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

5. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.

6. Either t_{CDD} or t_{OED} must be satisfied.



Read-Modify-Write Cycle

| Symbol | Parameter | -50 | | -60 | | Units | Natas |
|------------------|---------------------------------|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | Units | Notes |
| t _{RWC} | Read-Modify-Write Cycle Time | 128 | — | 150 | — | ns | |
| t _{RWD} | RAS to WE Delay Time | 68 | — | 80 | — | ns | 1 |
| t _{CWD} | CAS to WE Delay Time | 31 | — | 35 | — | ns | 1 |
| t _{AWD} | Column Address to WE Delay Time | 43 | _ | 50 | _ | ns | 1 |
| t _{OEH} | OE Command Hold Time | 13 | _ | 15 | _ | ns | |

t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Fast Page Mode Cycle

| Symbol | Parameter | -50 | | -60 | | Units | Natas |
|-------------------|----------------------------------|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | Units | Notes |
| t _{PC} | Fast Page Mode Cycle Time | 35 | — | 40 | — | ns | |
| t _{RASP} | Fast Page Mode RAS Pulse Width | 50 | 200K | 60 | 200K | ns | |
| t _{CPA} | Access Time from CAS Precharge | | 28 | | 35 | ns | 1 |
| t _{CPRH} | RAS Hold Time from CAS Precharge | 30 | | 35 | _ | ns | |

Fast Page Mode Read-Modify-Write Cycle

| Symbol | Parameter | -50 | | -60 | | Units | Nataa |
|-------------------|--|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | Units | Notes |
| t _{PRWC} | Fast Page Mode Read-Modify-Write Cycle Time | 71 | — | 80 | — | ns | |
| t _{CPW} | WE Delay Time from CAS Precharge | 48 | _ | 55 | — | ns | 1 |

1. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min), and $t_{CPW} \ge t_{CPW}$ (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.



Refresh Cycle

| Cumbal | Parameter | -50 | | -60 | | Units | Notes |
|------------------|--|------|------|------|------|-------|-------|
| Symbol | | Min. | Max. | Min. | Max. | Units | NOIES |
| t _{CSR} | CAS Setup Time (CAS before RAS Refresh Cycle) | 5 | — | 5 | _ | ns | |
| t _{CHR} | CAS Hold Time (CAS before RAS Refresh Cycle) | 10 | — | 10 | — | ns | |
| t _{WRP} | WE Setup Time (CAS before RAS Refresh Cycle) | 10 | — | 10 | — | ns | |
| t _{WRH} | WE Hold Time (CAS before RAS Cycle) | 10 | — | 10 | — | ns | |
| t _{RPC} | RAS Precharge to CAS Hold Time | 5 | _ | 5 | _ | ns | |

Self Refresh Cycle - Low Power Version Only

| Symbol | Parameter | -50 | | -60 | | Units | Notes |
|-------------------|---|------|------|------|------|-------|-------|
| Symbol | | Min. | Max. | Min. | Max. | Units | Notes |
| t _{RASS} | RAS Pulse Width During Self Refresh Cycle | 100 | _ | 100 | _ | μs | 1 |
| t _{RPS} | RAS Precharge Time During Self Refresh Cycle | 89 | — | 104 | — | ns | 1 |
| t _{CHS} | CAS Hold Time From RAS Rising During Self Refresh Cycle | -50 | _ | -50 | — | ns | 1, 2 |
| t _{CHD} | CAS Hold Time From RAS Falling During Self Refresh Cycle | 350 | — | 350 | — | μs | 1, 2 |

 When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.


2. If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \le t_{CHD}$ (min) then t_{CHS} applies.

Refresh

| Symbol | Parameter | | -50 | | -60 | | Units | Notes |
|------------------|-----------------|------------|------|------|------|------|-------|-------|
| Symbol Paramet | | | Min. | Max. | Min. | Max. | Units | notes |
| + | Defeasele Devia | SP version | — | 64 | — | 64 | ms | 1 |
| t _{REF} | Refresh Period | LP version | — | 256 | — | 256 | | |
| 1. 4096 cycles. | | | | | | | | |




Read Cycle






Write Cycle (Early Write)






Write Cycle (Delayed Write)





Read-Modify-Write Cycle




 t_{OEH} greater than or equal to t_{CWL}

IBM


IBM0116160 IBM0116160M IBM0116160B IBM0116160P **1M x 16 12/8 DRAM**

Fast Page Mode Read Cycle















Fast Page Mode Read-Modify-Write Cycle



RAS Only Refresh Cycle




NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"

IBM


IBM0116160 IBM0116160M IBM0116160B IBM0116160P **1M x 16 12/8 DRAM**

CAS Before **RAS** Refresh Cycle






Hidden Refresh Cycle (Read)






Hidden Refresh Cycle (Write)







Self Refresh Cycle (Sleep Mode) - Low Power version only





NOTES:


- 1. Address and \overline{OE} are "H" or "L"
- 2. Once RAS (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- 3. If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \le t_{CHD}$ (min) then t_{CHS} applies.



PACKAGE DIMENSIONS (400mil; 50/44 lead; Thin Small Outline Package)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.



PACKAGE DIMENSIONS (400mil; 42/42 lead; Small Outline J-Lead)





NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.



Revision Log

| Revision | Contents Of Modification |
|----------|---|
| 11/93 | Initial Release |
| 09/06/94 | Combine the 3.3 Volt and the 5.0 Volt specifications |
| | Iout changed to +2.0 mA and -2.0 mA in DC Electrical Characteristics table. Packaging diagrams modified to clarify lead thickness and standoff height. |
| | t_{RPC} min changed from 0 to 5ns. t_{CHR} min changed from 20 to 10ns. |
| | 5. Currents in DC Electrical Characteristics table revised. 6. Test Modes and Test Circuit Diagram removed. |
| 11/15/95 | Rename t_{ODD} to t_{OED}. t_{OED}, t_{CDD}, t_{OEZ}, and t_{OFF} min changed from 20 to 15ns, for the 70ns part. |
| | t_{RRH} min changed from 5 to 0ns for all speed sorts. t_{OEH} min changed from 20 to 15ns for the 70ns part. |
| | 11. t_{CSR} min changed from 10 to 5ns for all speed sorts. 12. t_{CAH}min changed from 15 to 10ns on 60 and 70ns parts. |
| | 13. t_{OFF} max changed from 20 to 15ns for 70ns parts.14. 400mil 42/42 SOJ package option added |
| | The Low Power and Standard Power Specifications were combined. ES# 43G9174 and ES# 43G9618 were combined into ES# 43G9618. Added Die Rev E part numbers. |
| 12/10/95 | t_{DH} was reduced from 15ns to 12ns for the -60 speed sort. t_{CHD} was added to the Self Refresh Cycle with a value of 350μs for all speed sorts. |
| | The Self Refresh timing was changed to allow CAS to go high t_{CHD} after RAS falls entering a Self Refresh. The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to "H". |
| | I_{CC2} was changed from 2mA to 1mA. I_{I(L)} and I_{O(L)} were altered from +/- 10uA to +/- 5uA. |
| 09/01/96 | t_T was initially at a max of 30ns. It has been modified to 50ns for all speed sorts. t_{CPA} was decreased from 30ns to 28ns for the -50 speed sort. |
| | 5. t_{RASP} max of 125K was raised to 200K for all speed sorts. 6. t_{RP} was changed from 35ns to 30ns for the -50 speed sort. |
| | WE for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L→H". t_{OED} was moved from the Common Parameters table to the Write Cycle Parameters Table. t_{ODD} in the CAS before RAS timing diagram was renamed t_{OED}. |
| 03/19/97 | The -70 speed sort and timings were removed. I_{cc1}, I_{cc3}, I_{cc6} for the -50 speed sort were reduced from 85mA to 50mA. I_{cc4} for the -50 speed sort was reduced from 75mA to 25mA. |
| | I_{cc1}, I_{cc3}, I_{cc6} for the -60 speed sort was reduced from 75mA to 45mA. I_{cc4} for the -60 speed sort was reduced from 65mA to 25mA. |
| | 1. I_{cc5} was changed from 200µA to 100µA for the Low Power Die Rev F Parts. |



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.