



Features

- 4,194,304 word by 4 bit organization by 2 High
- 4,194,304 word by 4 bit organization by 4 High
- Single 3.3V or 5.0V power supply
- · 4096 refresh cycles 64ms
- · High Performance:

		-60	Units
t _{RAC}	RAS Access Time	60	ns
t _{CAC}	CAS Access Time	15	ns
t _{AA}	Column Address Access Time	30	ns
t _{RC}	Cycle Time	110	ns
t _{PC}	Fast Page Mode Cycle Time	40	ns


- · Low Power Dissipation (per deck)
 - Active (max) 45mA
 - Standby (TTL Inputs) 1.0mA (max)
 - Standby (CMOS Inputs) 1.0mA (max)
- · Fast Page Mode
- Read-Modify-Write
- CAS before RAS Refresh
- RAS only Refresh
- Hidden Refresh
- Package: TSOJ-32 (400mil x 825mil)

Description

The IBM01164B0 and IBM01164D0 are dynamic RAMs organized 4,194,304 words by 4 bits in 2 high or 4 high stacks, respectively. These devices are fabricated in IBM's advanced 0.5μm CMOS silicon gate process technology. The circuit and process have been carefully designed to provide high perfor-

mance, low power dissipation, and high reliability. The devices operate with a single 3.3V or 5.0V power supply. The 22 addresses required to access any bit of data are multiplexed (12 are strobed with RAS, 10 are strobed with CAS). The 2 High requires 2 RAS pins and the 4 High requires 4 RAS pins.

Pin Assignments (Top View)



Pin Description

BAS0-BAS1	Row Address Strobe- 2 High
RAS0-RAS3	Row Address Strobe- 4 High
CAS	Column Address Strobe
WE	Read/Write Input
A0 - A11	Address Inputs
ŌĒ	Output Enable
1/00 - 1/03	Data Input/Output
V _{cc}	Power (+3.3V or +5.0V)
V _{SS}	Ground


28H4727 GA14-4248-02 Revised 03/97



Ordering Information

Part Number	Power Supply	Speed	Package
IBM01164B0BT3 -60	3.3V	60ns	400mil TSOJ 32- 2 High
IBM01164B0T3 -60	5.0V	60ns	400mil TSOJ 32- 2 High
IBM01164D0BT3 -60	3.3V	60ns	400mil TSOJ 32- 4 High
IBM01164D0T3 -60	5.0V	60ns	400mil TSOJ 32- 4 High

Block Diagram





Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Col Address	1/00 - 1/03
Standby		Н	Н→Х	Χ	Х	X	Х	High Impedance
Read		L	L	Н	L	Row	Col	Data Out
Early-Write		L	L	L	Х	Row	Col	Data In
Pelayed-Write		L	L	H→L	Н	Row	Col	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col	Data Out, Data In
Fast Page Mode	1st Cycle	L	H→L	Н	L	Row	Col	Data Out
Read	2nd Cycle	L	H→L	Н	L	N/A	Col	Data Out
Fast Page Mode	1st Cycle	L	H→L	L	Х	Row	Col	Data In
Write	2nd Cycle	L	H→L	L	Х	N/A	Col	Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	L→H	Row	Col	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
RAS-Only Refresh		L	Н	Χ	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	X	N/A	High Impedance
Hidden Refresh	Read	L→H→L	L	Н	L	Row	Col	Data Out
Hidden Hellesti	Write	L→H→L	L	L→H	Х	Row	Col	Data In



Absolute Maximum Ratings

Symbol	Parameter	3.3 Volt Device	5.0 Volt Device	Units	Notes
V _{CC}	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	٧	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	V	1
T _{CASE}	Operating Temperature (Case)	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
P _D	Power Dissipation	1.0	1.0	w	1
I _{OUT}	Short Circuit Output Current	50	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

	Poromotor	3	.5Volt Devi	се		.0Volt Devic	ю	Units	
	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	x.	Notes
V _{cc}	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	٧	1
V_{IH}	Input High Voltage	2.0	-	V _{CC} + 0.5	2.4	_	V _{CC} + 0.5	٧	1, 2
V _{IL}	Input Low Voltage	-0.5	_	0.8	-0.5	_	0.8	٧	1, 2

^{1.} All voltages referenced to $V_{\rm SS}$.

Capacitance ($T_A = 25^{\circ}C$, $V_{CC} = 3.3V \pm 0.3V$ or $V_{CC} = 5.0V \pm 0.5V$)

Symbol	Parameter	Min.	Max.	Units	Notes
C _{I1}	Input Capacitance (A0 - A11)	_	5	pF	1, 2
C _{RAS}	Input Capacitance (RAS0-RAS3)	_	7	pF	1
C _{I2}	Input Capacitance (CAS, WE, OE)	_	7	pF	1, 2
Co	Output Capacitance (I/O0 - I/O3)	_	7	pF	1, 2

^{1.} Input capacitance measurements made with rise time shift method with $\overline{\text{CAS}} = V_{\text{IH}}$ to disable output.

^{2.} V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt pulse widths,or Vcc+2.0V for pulse widths of≤4.0ns (or Vcc+1.0V for ≤8.0ns) with 5.0Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt or to -2.0V for pulse widths ≤4.0ns (or 1.0V for ≤8.0ns) with 5.0Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

^{2.} Multiply given planar values by 2 or by 4 for 2 or 4 High stacked DRAM, respectively.



DC Electrical Characteristics $(T_A= 0 \text{ to } +70^{\circ}\text{C}, V_{CC}= 3.3\text{V} \pm 0..3\text{V or } V_{CC}= 5.0\text{V} \pm 0..5\text{V})$

Symbol	Parameter	Min.	Max.	Units	Notes
I _{CC1}	Operating Current <u>Average Power Supply Operating Current</u> (RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	_	45	mA	1, 2, 3
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})	—	1	mA	4
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} min)	_	45	mA	1,3
I _{CC4}	Fast Page Mode Current Average Power Supply Current, Fast Page Mode (RAS = V_{IL} , \overline{CAS} , Address Cycling: $t_{PC} = t_{PC}$ min)	_	25	mA	1, 2, 3
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)	_	1	mA	4
I _{CC6}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Cycling: t_{RC} = t_{RC} min)	—	45	mA	1, 3
I _{I(L)}	Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$, All Other Pins Not Under Test = 0V	-5	+5	μА	4
I _{O(L)}	Output Leakage Current $(D_{OUT}$ is disabled, $0.0 \le V_{OUT} \le V_{CC}$)	-5	+5	μА	4
V _{OH}	Output Level (TTL) Output "H" Level Voltage, I _{OUT} = -2.0mA	2.4	V _{cc}	V	
V _{OL}	Output Level (TTL) Output "L" Level Voltage, I _{OUT} = +2.0mA	0.0	0.4	V	

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.

^{4.} Multiply given planar values by 2 or by 4 for 2 or 4 High stacked DRAM, respectively.



AC Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3V \pm 0.3V or V_{CC} = 5.0V \pm 0.5V)

- 1. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required. Each deck in a stacked module must individually receive the pump-up initialization before proper chip operation is guaranteed.
- 2. AC measurements assume t_T=5ns.
- 3. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4. Valid column addresses are A0 through A9.
- 5. A maximum of 2 RAS inputs may be pulsed in a Read, Write or Refresh Cycle.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter		-60	Linite	Notes
Syllibol	raidilletei	Min.	Max.	Units Ins Ins Ins Ins Ins Ins Ins Ins Ins I	Motes
t _{RC}	Random Read or Write Cycle Time	110		ns	
t _{RP}	RAS Precharge Time	40	_	ns	
t _{CP}	CAS Precharge Time	10	_	ns	
t _{RAS}	RAS Pulse Width	60	10K	ns	
t _{CAS}	CAS Pulse Width	15	1 0 K	ns	
t _{ASR}	Row Address Setup Time	0	_	ns	
t _{RAH}	Row Address Hold Time	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	ns	
t _{CAH}	Column Address Hold Time	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	20	45	ns	1
t _{RAD}	RAS to Column Address Delay Time	15	30	ns	2
t _{RSH}	RAS Hold Time	15	_	ns	
t _{csh}	CAS Hold Time	60		ns	
t _{CRP}	CAS to RAS Precharge Time	5	_	ns	
t _{DZO}	OE Delay Time from D _{IN}	0	_	ns	3
t _{DZC}	CAS Delay Time from D _{IN}	0		ns	3
t⊤	Transition Time (Rise and Fall)	3	50	ns	4

Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.

- 3. Either t_{DZC} or t_{DZO} must be satisfied.
- 4. AC measurements assume t_T=5ns.

^{2.} Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.



Write Cycle

	Davamata	3	-60		Notes
Symbol	Parameter	Min.	Max.	Units	ivoles
twcs	Write Command Set Up Time	0	_	ns	1
t _{WCH}	Write Command Hold Time	15	_	ns	
t _{WP}	Write Command Pulse Width	15	_	ns	
t _{RWL}	Write Command to RAS Lead Time	15	_	ns	
t _{CWL}	Write Command to CAS Lead Time	15	_	ns	
t _{OED}	OE to D _{IN} Delay Time	15	_	ns	2
t _{DS}	D _{IN} Setup Time	0	_	ns	3
t _{DH}	D _{IN} Hold Time	15	_	ns	3

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

^{2.} Either t_{CDD} or t_{OED} must be satisfied.

^{3.} These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.





Read Cycle

Cumb al	Parameter		-60	Units	N1-4
Symbol	Parameter	Min.	Max.	Units	Notes
t _{RAC}	Access Time from RAS	<u> </u>	60	ns	1, 2, 3
t _{CAC}	Access Time from CAS	<u> </u>	15	ns	1, 3
t _{AA}	Access Time from Address	_	30	ns	1, 2
t _{OEA}	Access Time from OE	<u> </u>	15	ns	3
t _{RCS}	Read Command Setup Time	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0		ns	3
t _{RRH}	Read Command Hold Time to RAS	0	_	ns	3
t _{RAL}	Column Address to RAS Lead Time	30	-	ns	
t _{CAL}	Column Address to CAS Lead Time	30		ns	**********************
t _{CLZ}	CAS to Output in Low-Z	0		ns	3
t _{OH}	Output Data Hold Time	3	_	ns	
t _{oнo}	Output Data Hold from $\overline{\text{OE}}$	3	_	ns	
t _{OFF}	Output Buffer Turn-Off Delay	_	15	ns	5
t _{OEZ}	Output Buffer Turn-Off Delay from OE	<u>—</u>	15	ns	5
t _{CDD}	CAS to D _{IN} Delay Time	15	_	ns	6

Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.

- 3. Measured with the specified current load and 100pF.
- 4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 5. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 6. Either t_{CDD} or t_{OED} must be satisfied.

^{2.} Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.



Read-Modify-Write Cycle

Symbol	Parameter		-60		Netes
Symbol		Min.	Max.		ivoles
t _{RWC}	Read-Modify-Write Cycle Time	150	_	ns	
t _{RWD}	RAS to WE Delay Time	80	—	ns	1
t _{CWD}	CAS to WE Delay Time	35	_	ns	1
t _{AWD}	Column Address to WE Delay Time	50	_	ns	1
t _{OEH}	OE Command Hold Time	15	_	ns	

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Fast Page Mode Cycle

Symbol	Parameter	-60			
Symbol		Min.	Max.	Units	Notes
t _{PC}	Fast Page Mode Cycle Time	40	—	ns	
t _{RASP}	Fast Page Mode RAS Pulse Width	60	200K	ns	
topa	Access Time from CAS Precharge	_	35	ns	1
t _{CPRH}	RAS Hold Time from CAS Precharge	35		ns	

^{1.} Measured with the specified current load and 100pF.

Fast Page Mode Read-Modify-Write Cycle

Symbol Parameter	-60		Units	Netes	
	raidilletel	Min.	Max.	Units	Notes
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	80	_	ns	
t _{CPW}	WE Delay Time from CAS Precharge	55	_	ns	1

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.





Refresh Cycle


	raidiletei	-60			
		Min.	Max.	Units	Notes
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10		ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	ns	
t _{WRH}	WE Hold Time (CAS before RAS Cycle)	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	5	_	ns	

Refresh

Symbol	Parameter		-60	Units	Notes
		Min.	Max.		
t _{REF}	Refresh Period		64	ms	
1. 4096 cycles.					




Read Cycle



28H4727 GA14-4248-02 Revised 03/97



Write Cycle (Early Write)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4727 GA14-4248-02 Revised 03/97




Write Cycle (Delayed Write)



28H4727 GA14-4248-02 Revised 03/97




Read-Modify-Write Cycle



 $^{^*}$ t_{OEH} greater than or equal to t_{CWL}




Fast Page Mode Read Cycle



28H4727 GA14-4248-02 Revised 03/97




Fast Page Mode Write Cycle






Fast Page Mode Read-Modify-Write Cycle



28H4727 GA14-4248-02 Revised 03/97




RAS Only Refresh Cycle



NOTE : $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"




CAS Before **RAS** Refresh Cycle



28H4727 GA14-4248-02 Revised 03/97



Hidden Refresh Cycle (Read)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4727 GA14-4248-02 Revised 03/97





Hidden Refresh Cycle (Write)





Package Dimensions (400 mil; 32 Lead; 2 High Stack; Thin Small Outline J-Lead)







NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.



Package Dimensions (400 mil; 32 Lead; 4 High Stack; Thin Small Outline J-Lead)





NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.

28H4727 GA14-4248-02 Revised 03/97





Revision Log

Revision	Contents Of Modification
08/02/96	Initial Release
	1. I _{CC2} was changed from 2mA to 1mA.
00/01/00	2. $I_{I(L)}$ and $I_{O(L)}$ were altered from +/- 10uA to +/- 5uA.
09/01/96	3. t_T was initially at a max of 30ns. It has been modified to 50ns for all speed sorts.
	4. t _{RASP} max of 125K was raised to 200K for all speed sorts.
	1. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L".
	2. t _{ODD} was renamed to t _{OED} .
00/40/07	3. t _{OED} was moved from the Common Parameters table to the Write Cycle Parameters Table.
03/19/97	4. The -70 speed sort and timings were removed.
	5. I_{cc1} , I_{cc3} , I_{cc6} for the -60 speed sort were reduced from 75mA to 45mA.
	6. I _{cc4} for the -60 speed sort was reduced from 65mA to 25mA.