



#### **Features**

- 4,194,304 word by 4 bit organization by 2 High
- 4,194,304 word by 4 bit organization by 4 High
- Single 3.3V or 5.0V power supply
- · 4096 refresh cycles 64ms
- · High Performance:

		-60	-70
t <sub>RAC</sub>	RAS Access Time	60ns	70ns
t <sub>CAC</sub>	CAS Access Time	15ns	20ns
t <sub>AA</sub>	Column Address Access Time	30ns	35ns
t <sub>RC</sub>	Cycle Time	110ns	130ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	40ns	45ns


- · Low Power Dissipation (per deck)
  - Active (max) 85mA/75mA
  - Standby (TTL Inputs) 1.0mA (max)
  - Standby (CMOS Inputs) 1.0mA (max)
- · Fast Page Mode
- Read-Modify-Write
- CAS before RAS Refresh
- RAS only Refresh
- · Hidden Refresh
- Package: TSOJ-32 (400mil x 825mil)

#### **Description**

The IBM01164B0 and IBM01164D0 are dynamic RAMs organized 4,194,304 words by 4 bits in 2 high or 4 high stacks, respectively. These devices are fabricated in IBM's advanced 0.5 $\mu$ m CMOS silicon gate process technology. The circuit and process have been carefully designed to provide high perfor-

mance, low power dissipation, and high reliability. The devices operate with a single 3.3V or 5.0V power supply. The 22 addresses required to access any bit of data are multiplexed (12 are strobed with RAS, 10 are strobed with CAS). The 2 High requires 2 RAS pins and the 4 High requires 4 RAS pins.

#### Pin Assignments (Top View)



#### **Pin Description**

RAS0-RAS1	Row Address Strobe- 2 High
RAS0-RAS3	Row Address Strobe- 4 High
CAS	Column Address Strobe
WE	Read/Write Input
A0 - A11	Address Inputs
ŌĒ	Output Enable
I/O0 - I/O3	Data Input/Output
V <sub>cc</sub>	Power (+3.3V or +5.0V)
V <sub>SS</sub>	Ground


28H4727 GA14-4248-01 Revised 11/96



## **Ordering Information**

Part Number	Power Supply	Speed	Package
IBM01164B0BT3 -60	3.3V	60ns	400mil TSOJ 32- 2 High
IBM01164B0BT3 -70	3.3V	760ns	400mil TSOJ 32- 2 High
IBM01164B0T3 -60	5.0V	60ns	400mil TSOJ 32- 2 High
IBM01164B0T3 -70	5.0V	70ns	400mil TSOJ 32- 2 High
IBM01164D0BT3 -60	3.3V	60ns	400mil TSOJ 32- 4 High
IBM01164D0BT3 -70	3.3V	760ns	400mil TSOJ 32- 4 High
IBM01164D0T3 -60	5.0V	60ns	400mil TSOJ 32- 4 High
IBM01164D0T3 -70	5.0V	70ns	400mil TSOJ 32- 4 High

## **Block Diagram**





#### **Truth Table**

Function		RAS	CAS	WE	ŌĒ	Row Address	Col Address	I/O0 - I/O3
Standby		Н	Н→Х	Х	Х	Х	Х	High Impedance
Read		L	L	Н	L	Row	Col	Data Out
Early-Write		L	L	L	X	Row	Col	Data In
Delayed-Write		L	L	H→L	Н	Row	Col	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col	Data Out, Data In
Fast Page Mode	1st Cycle	L	H→L	Н	L	Row	Col	Data Out
Read	2nd Cycle	L	H→L	Н	L	N/A	Col	Data Out
Fast Page Mode	1st Cycle	L	H→L	L	Х	Row	Col	Data In
Write	2nd Cycle	L	H→L	L	Χ	N/A	Col	Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	L→H	Row	Col	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	X	N/A	High Impedance
Hidden Refresh Write		L→H→L	L	Н	L	Row	Col	Data Out
		L→H→L	L	Н	Х	Row	Col	Data In

## **Absolute Maximum Ratings**

Symbol	Parameter	3.3 Volt Device	5.0 Volt Device	Units	Notes
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	٧	1
V <sub>IN</sub>	Input Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)	V	1
V <sub>OUT</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)		
T <sub>CASE</sub>	Operating Temperature (Case)	0 to +70	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	-55 to +150	°C	1
$P_D$	Power Dissipation	1.0	1.0	w	1
l <sub>out</sub>	Short Circuit Output Current	50	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may
affect reliability.



## **Recommended DC Operating Conditions** $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

	Parameter	3.5Volt Device		5.0Volt Device			Units		
Symbol		Min.	Тур.	Max.	Min.	Тур.	Max.		Notes
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	V	1
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.5	2.4	_	V <sub>CC</sub> + 0.5	V	1, 2
V <sub>IL</sub>	Input Low Voltage	-0.5	_	0.8	-0.5	_	0.8		1, 2

## $\textbf{Capacitance} \; (\text{T}_{\text{A}}\text{= }25^{\circ}\text{C}, \; \text{V}_{\text{CC}}\text{= }3.3\text{V} \pm 0.3\text{V} \; \text{or} \; \text{V}_{\text{CC}}\text{= }5.0\text{V} \pm 0.5\text{V} \; )$

Symbol	Parameter	Min.	Max.	Units	Notes
C <sub>I1</sub>	Input Capacitance (A0 - A11)	_	5	pF	1, 2
C <sub>RAS</sub>	Input Capacitance (RAS0-RAS3)	_	7	pF	1
C <sub>I2</sub>	Input Capacitance ( <del>CAS</del> , <del>WE</del> , <del>OE</del> )	_	7	pF	1, 2
Co	Output Capacitance (I/O0 - I/O3)	_	7	pF	1, 2

<sup>1.</sup> Input capacitance measurements made with rise time shift method with  $\overline{\text{CAS}} = \text{V}_{\text{IH}}$  to disable output.

All voltages referenced to V<sub>SS</sub>.
 V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt pulse widths,or Vcc+2.0V for pulse widths of ≤4.0ns (or pulse widths ≤4.0ns (or 1.0V for ≤8.0ns) with 5.0Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

<sup>2.</sup> Multiply given planar values by 2 or by 4 for 2 or 4 High stacked DRAM, respectively.



## **DC Electrical Characteristics** ( $T_A$ = 0 to +70°C, $V_{CC}$ = 3.3V $\pm$ 0..3V or $V_{CC}$ = 5.0V $\pm$ 0..5V )

Symbol	Parameter		Min.	Max.	Units	Notes
l <sub>cc1</sub>	Operating Current Average Power Supply Operating Current	-60		75	mA	1, 2, 3
-001	(RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min.)	-70	<del>-</del>	65		., -, -
I <sub>CC2</sub>	Standby Current (TTL)  Power Supply Standby Current  (RAS = CAS = V <sub>IH</sub> )		_	1	mA	4
l <sub>cca</sub>	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode	-60	_	75	mA	1, 3
ICC3	(RAS Cycling, CAS = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min)	-70	_	65	IIIA	1, 3
	Fast Page Mode Current Average Power Supply Current, Fast Page Mode	-60		65	mA	1 0 0
I <sub>CC4</sub>	$(\overline{RAS} = V_{IL}, \overline{CAS}, Address Cycling: t_{PC} = t_{PC} min)$ -70	-70	_	55	ША	1, 2, 3
I <sub>CC5</sub>	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)			1	mA	4
ı	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode	-60	_	75	mA	1.0
I <sub>CC6</sub>	$(\overline{RAS}, \overline{CAS}, C$	-70		65	ША	1,3
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{\text{IN}} \le (V_{\text{CC}} + 0.3V))$ , All Other Pins Not Under Test = 0V		-5	+5	μА	4
I <sub>O(L)</sub>	Output Leakage Current $(D_{OUT}$ is disabled, $0.0 \le V_{OUT} \le V_{CC}$ )		-5	+5	μА	4
V <sub>OH</sub>	Output Level (TTL) Output "H" Level Voltage, I <sub>OUT</sub> = -2.0mA		2.4	V <sub>cc</sub>	V	
V <sub>OL</sub>	Output Level (TTL) Output "L" Level Voltage, I <sub>OUT</sub> = +2.0mA		0.0	0.4	V	

<sup>1.</sup>  $I_{\text{CC1}},\,I_{\text{CC3}},\,I_{\text{CC4}}$  and  $I_{\text{CC6}}$  depend on cycle rate.

<sup>2.</sup>  $I_{\text{CC1}}$  and  $I_{\text{CC4}}$  depend on output loading. Specified values are obtained with the output open.

<sup>3.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when  $\overline{CAS} = V_{IH}$ .

<sup>4.</sup> Multiply given planar values by 2 or by 4 for 2 or 4 High stacked DRAM, respectively.



#### **AC Characteristics** ( $T_A$ = 0 to +70°C, $V_{CC}$ = 3.3V $\pm$ 0.3V or $V_{CC}$ = 5.0V $\pm$ 0.5V)

- 1. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required. Each deck in a stacked module must individually receive the pump-up initialization before proper chip operation is guaranteed.
- 2. AC measurements assume t<sub>T</sub>=5ns.
- 3. V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4. Valid column addresses are A0 through A9.
- 5. A maximum of 2 RAS inputs may be pulsed in a Read, Write or Refresh Cycle.

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter		-60		-70	Units	Notes
Symbol	Falanetei	Min.	Max.	Min.	Max.	Ullis	INOIGS
t <sub>RC</sub>	Random Read or Write Cycle Time	110	_	130	_	ns	
t <sub>RP</sub>	RAS Precharge Time	40	_	50	_	ns	
t <sub>CP</sub>	CAS Precharge Time	10	_	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	60	10K	70	10K	ns	
t <sub>CAS</sub>	CAS Pulse Width	15	10K	20	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	_	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	<del></del>	10		ns	
t <sub>ASC</sub>	Column Address Setup Time	0	_	0	<del></del>	ns	
t <sub>CAH</sub>	Column Address Hold Time	10	_	10	<del></del>	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	20	45	20	50	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	30	15	35	ns	2
t <sub>RSH</sub>	RAS Hold Time	15	_	20	_	ns	
t <sub>CSH</sub>	CAS Hold Time	60	_	70	_	ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	_	5	_	ns	
t <sub>ODD</sub>	OE to D <sub>IN</sub> Delay Time	15	_	15	_	ns	3
t <sub>DZO</sub>	OE Delay Time from D <sub>IN</sub>	0	_	0	_	ns	4
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	—	0	—	ns	4
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns	5

Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.

- 3. Either  $t_{\text{CDD}}$  or  $t_{\text{ODD}}$  must be satisfied.
- 4. Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.
- 5. AC measurements assume  $t_T$ =5ns.

<sup>2.</sup> Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.



#### **Write Cycle**

Symbol	Parameter	-60		-70		Units	Notes
			Max.			Units	ivoles
t <sub>wcs</sub>	Write Command Set Up Time	0	_	0	—	ns	1
t <sub>wcH</sub>	Write Command Hold Time	15	_	15	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	15	—	15	—	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	15		20		ns	
t <sub>CWL</sub>	Write Command to $\overline{CAS}$ Lead Time	15		20	<del></del>	ns	
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0		0		ns	2
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	15	_	15	_	ns	2

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

<sup>2.</sup> These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.



#### **Read Cycle**

Symbol	Parameter		-60	-70		Units	Notes
Syllibol	raidillelei	Min.	Max.	Min.	Max.	UIIIIS	Notes
t <sub>RAC</sub>	Access Time from RAS	_	60	<u> </u>	70	ns	1, 2, 3
t <sub>CAC</sub>	Access Time from CAS	_	15	_	20	ns	1, 3
t <sub>AA</sub>	Access Time from Address	_	30	_	35	ns	1, 2
t <sub>OEA</sub>	Access Time from OE	_	15		20	ns	3
t <sub>RCS</sub>	Read Command Setup Time	0		0		ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	<del></del>	0	_	ns	4
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	—	ns	4
t <sub>RAL</sub>	Column Address to RAS Lead Time	30	_	35	_	ns	
t <sub>CAL</sub>	Column Address to CAS Lead Time	30		35		ns	************************
t <sub>CLZ</sub>	CAS to Output in Low-Z	0		0		ns	3
t <sub>OH</sub>	Output Data Hold Time	3	_	3	_	ns	
t <sub>OHO</sub>	Output Data Hold from OE	3	_	3	<del></del>	ns	
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	_	15	_	15	ns	5
t <sub>OEZ</sub>	Output Buffer Turn-Off Delay from OE	_	15		20	ns	5
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	15	—	20	—	ns	6

<sup>1.</sup> Operation within the  $t_{RCD}$ (max.) limit ensures that  $t_{RAC}$ (max.) can be met.  $t_{RCD}$ (max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$ (max.) limit, then access time is controlled by  $t_{CAC}$ .

- 3. Measured with the specified current load and 100pF.
- 4. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- 5. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 6. Either t<sub>CDD</sub> or t<sub>ODD</sub> must be satisfied.

<sup>2.</sup> Operation within the  $t_{RAD}(max.)$  limit ensures that  $t_{RAD}(max.)$  can be met.  $t_{RAD}(max.)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(max.)$  limit, then access time is controlled by  $t_{AA}$ .



#### **Read-Modify-Write Cycle**

Comple of	Parameter	-60			-70	Units	Notes
Symbol	Farameter	Min.	Max.	Min.	Max.	Units	Notes
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	150	_	180	—	ns	
t <sub>RWD</sub>	RAS to WE Delay Time	80	—	95	—	ns	1
t <sub>CWD</sub>	CAS to WE Delay Time	35	_	45	—	ns	1
t <sub>AWD</sub>	Column Address to WE Delay Time	50	—	60	_	ns	1
tоен	OE Command Hold Time	15	_	15	—	ns	

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

#### **Fast Page Mode Cycle**

Completel	D	-60		-70		Units	NI-4
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
t <sub>PC</sub>	Fast Page Mode Cycle Time	40		45		ns	***************************************
t <sub>RASP</sub>	Fast Page Mode RAS Pulse Width	60	200K	70	200K	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	35	_	40	ns	1
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	35	_	40	_	ns	

<sup>1.</sup> Measured with the specified current load and 100pF.

### Fast Page Mode Read-Modify-Write Cycle

Symbol	D	-60 Min. Max. Min.		70	11	NI-4	
	Parameter		Max.	Units	Notes		
t <sub>PRWC</sub>	Fast Page Mode Read-Modify-Write Cycle Time	80	_	95	_	ns	
t <sub>CPW</sub>	WE Delay Time from CAS Precharge	55	_	65	_	ns	1

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

28H4727 GA14-4248-01 Revised 11/96



## **Refresh Cycle**


S. reshal	Parameter	-50		-60		-70			Netes
Symbol		Min.	Max.	Min.	Мах.	Min.	Max.	Units	Notes
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	—	5	_	5	_	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	10		ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	10	_	ns	
t <sub>wr</sub> H	WE Hold Time (CAS before RAS Cycle)	10	_	10	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	_	5		ns	

#### Refresh

SYMBOL	Parameter	-50		-60		-70			NI-1
		Min.	Max.	Min.	Max.	Min.	Max.	UIIIIS	ivotes
t <sub>REF</sub>	Refresh Period	l —	64	<u> </u>	64	<u> </u>	64	ms	1
1. 4096 cycles.									




# **Read Cycle**



28H4727 GA14-4248-01 Revised 11/96



# Write Cycle (Early Write)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4727 GA14-4248-01 Revised 11/96




# Write Cycle (Delayed Write)



28H4727 GA14-4248-01 Revised 11/96




# **Read-Modify-Write Cycle**



 $^*$ t<sub>OEH</sub> greater than or equal to t<sub>CWL</sub>




## **Fast Page Mode Read Cycle**



28H4727 GA14-4248-01 Revised 11/96




# **Fast Page Mode Write Cycle**






## Fast Page Mode Read-Modify-Write Cycle




28H4727 GA14-4248-01 Revised 11/96



# **RAS** Only Refresh Cycle




$$\begin{array}{c} V_{\text{OH}-} \\ \\ V_{\text{OL}-} \end{array} \\ \begin{array}{c} \text{Hi-Z} \\ \end{array}$$



NOTE :  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  and  $D_{\text{IN}}$  are "H" or "L"




# **CAS** Before **RAS** Refresh Cycle



28H4727 GA14-4248-01 Revised 11/96



# Hidden Refresh Cycle (Read)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4727 GA14-4248-01 Revised 11/96




# **Hidden Refresh Cycle (Write)**




28H4727 GA14-4248-01 Revised 11/96



#### Package Dimensions (400 mil; 32 Lead; 2 High Stack; Thin Small Outline J-Lead)







NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.



#### Package Dimensions (400 mil; 32 Lead; 4 High Stack; Thin Small Outline J-Lead)





NOTE: All dimensions are in millimeters; Package Diagrams are not drawn to scale.

28H4727 GA14-4248-01 Revised 11/96



# **Revision Log**

Revision	Contents Of Modification						
08/02/96	Initial Release						
	1. I <sub>CC2</sub> was changed from 2mA to 1mA.						
00/01/06	2. $I_{I(L)}$ and $I_{O(L)}$ were altered from +/- 10uA to +/- 5uA.						
09/01/96	3. $t_T$ was initially at a max of 30ns. It has been modified to 50ns for all speed sorts.						
	4. t <sub>RASP</sub> max of 125K was raised to 200K for all speed sorts.						