

Features

- 4,194,304 word by 4 bit organization
- Single 3.3V \pm 0.3V or 5.0V \pm 0.5V power supply
- Standard Power (SP) and Low Power (LP)
- 2048 Refresh Cycles
 - 32 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- High Performance:
- Low Power Dissipation
 - Active (max) - 95 mA / 85 mA / 75 mA
 - Standby: TTL Inputs (max) - 2.0 mA
 - Standby: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.2 mA (LP version)
 - Self Refresh (LP version only)
 - 200 μ A (3.3 Volt)
 - 300 μ A (5.0 Volt)

		-50	-60	-70
t _{RAC}	RAS Access Time	50ns	60ns	70ns
t _{CAC}	CAS Access Time	13ns	15ns	20ns
t _{AA}	Column Address Access Time	25ns	30ns	35ns
t _{RC}	Cycle Time	95ns	110ns	130ns
t _{PC}	Fast Page Mode Cycle Time	35ns	40ns	45ns


- Fast Page Mode
- Read-Modify-Write
- $\overline{\text{RAS}}$ Only and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- Package: TSOP-26/24 (300milx675mil)
SOJ-26/24 (300milx675mil)

Description

The IBM0117400 is a dynamic RAM organized 4,194,304 words by 4 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced 0.5 μ m CMOS silicon gate process technology. The circuit and process have been carefully designed to pro-

vide high performance, low power dissipation, and high reliability. The devices operate with a single 3.3V \pm 0.3V or 5.0V \pm 0.5V power supply. The 22 addresses required to access any bit of data are multiplexed (11 are strobed with $\overline{\text{RAS}}$, 11 are strobed with $\overline{\text{CAS}}$).

Pin Assignments (Top View)




Pin Description

$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Input
A0 - A10	Address Inputs
$\overline{\text{OE}}$	Output Enable
I/O0 - I/O3	Data Input/Output
V _{CC}	Power (+3.3V or +5.0V)
V _{SS}	Ground

Ordering Information

Part Number	SP / LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM0117400J1 -50	SP	No	5.0V	50ns	300mil SOJ 26/24	1
IBM0117400J1 -60	SP	No	5.0V	60ns	300mil SOJ 26/24	1
IBM0117400J1 -70	SP	No	5.0V	70ns	300mil SOJ 26/24	1
IBM0117400T1 -50	SP	No	5.0V	50ns	300mil TSOP 26/24	1
IBM0117400T1 -60	SP	No	5.0V	60ns	300mil TSOP 26/24	1
IBM0117400T1 -70	SP	No	5.0V	70ns	300mil TSOP 26/24	1
IBM0117400BJ1 -50	SP	No	3.3V	50ns	300mil SOJ 26/24	1
IBM0117400BJ1 -60	SP	No	3.3V	60ns	300mil SOJ 26/24	1
IBM0117400BJ1 -70	SP	No	3.3V	70ns	300mil SOJ 26/24	1
IBM0117400BT1 -50	SP	No	3.3V	50ns	300mil TSOP 26/24	1
IBM0117400BT1 -60	SP	No	3.3V	60ns	300mil TSOP 26/24	1
IBM0117400BT1 -70	SP	No	3.3V	70ns	300mil TSOP 26/24	1
IBM0117400MT1 -50	LP	Yes	5.0V	50ns	300mil TSOP 26/24	1
IBM0117400MT1 -60	LP	Yes	5.0V	60ns	300mil TSOP 26/24	1
IBM0117400MT1 -70	LP	Yes	5.0V	70ns	300mil TSOP 26/24	1
IBM0117400PT1 -50	LP	Yes	3.3V	50ns	300mil TSOP 26/24	1
IBM0117400PT1 -60	LP	Yes	3.3V	60ns	300mil TSOP 26/24	1
IBM0117400PT1 -70	LP	Yes	3.3V	70ns	300mil TSOP 26/24	1

1. SP = Standard Power version (IBM0117400 and IBM0117400B); LP = Low Power version (IBM0117400M and IBM0117400P)



The diagram illustrates the internal architecture of a 5.0 Volt version of a 2048 x 4 DRAM. Key components and their interconnections include:

- Power and Control Section (Top Left):** A dashed box contains a **Regulator** that takes V_{ss} and V_{cc} as inputs. V_{cc} is also connected to **(to OCDs)**. The regulator outputs V_{DD} (internal).
- Control Logic:**
 - WE** (Write Enable) and **CAS** (Column Address Strobe) are inputs. **WE** is connected to an AND gate (**&**) and the **CAS Clock Generator**.
 - CAS** is also connected to the **CAS Clock Generator**.
 - RAS** (Row Address Strobe) is connected to the **RAS Clock Generator**.
- Address Buffers and Decoders:**
 - Column Address Buffer (11):** Receives address bits **A0** through **A10** and outputs an 11-bit signal to the **Column Decoder and I/O Gate**.
 - Row Address Buffer (11):** Receives address bits **A0** through **A10** and outputs an 11-bit signal to the **Row Decoder**.
 - Refresh Counter (11):** Receives address bits **A0** through **A10** and outputs an 11-bit signal to the **Row Address Buffer**.
 - Refresh Controller:** Receives address bits **A0** through **A10** and outputs an 11-bit signal to the **Refresh Counter**.
- Data Path and Memory Array:**
 - Data In Buffer** and **Data Out Buffer** are connected to the **Column Decoder and I/O Gate** and the **Memory Array**.
 - Column Decoder and I/O Gate:** Receives an 11-bit signal from the **Column Address Buffer** and outputs 4-bit signals to the **Data In Buffer** and **Data Out Buffer**.
 - Sense Amplifiers:** Connected to the **Column Decoder and I/O Gate** and the **Memory Array**.
 - Memory Array:** A 2048 x 2048 array of memory cells, with 2048 rows and 4 columns.
- External Connections:**
 - I/O0, I/O1, I/O2, I/O3:** 4-bit data lines connecting the **Data In/Out Buffers** to the external system.
 - OE** (Output Enable): A control signal for the **Data Out Buffer**.

Page 3 of 26



Truth Table

Function		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Row Address	Col Address	I/O0 - I/O3
Standby		H	H→X	X	X	X	X	High Impedance
Read		L	L	H	L	Row	Col	Data Out
Early-Write		L	L	L	X	Row	Col	Data In
Delayed-Write		L	L	H→L	H	Row	Col	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col	Data Out, Data In
Fast Page Mode Read	1st Cycle	L	H→L	H	L	Row	Col	Data Out
	2nd Cycle	L	H→L	H	L	N/A	Col	Data Out
Fast Page Mode Write	1st Cycle	L	H→L	L	X	Row	Col	Data In
	2nd Cycle	L	H→L	L	X	N/A	Col	Data In
Fast Page Mode Read-Modify-Write	1st Cycle	L	H→L	H→L	L→H	Row	Col	Data Out, Data In
	2nd Cycle	L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
$\overline{\text{RAS}}$ -Only Refresh		L	H	X	X	Row	N/A	High Impedance
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh		H→L	L	H	X	X	N/A	High Impedance
Hidden Refresh	Read	L→H→L	L	H	L	Row	Col	Data Out
	Write	L→H→L	L	H	X	Row	Col	Data In
Self Refresh (LP version only)		H→L	L	H	X	X	X	High Impedance

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt Device	5.0 Volt Device		
V_{CC}	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	V	1
V_{IN}	Input Voltage	-0.5 to min ($V_{CC}+0.5$, 4.6)	-0.5 to min ($V_{CC}+0.5$, 7.0)	V	1
V_{OUT}	Output Voltage	-0.5 to min ($V_{CC}+0.5$, 4.6)	-0.5 to min ($V_{CC}+0.5$, 7.0)	V	1
T_{OPR}	Operating Temperature	0 to +70	0 to +70	°C	1
T_{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
P_D	Power Dissipation	1.0	1.0	W	1
I_{OUT}	Short Circuit Output Current	50	50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions ($T_A = 0$ to 70°C)

Symbol	Parameter	3.3 Volt Device			5.0 Volt Device			Units	Notes
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V_{CC}	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	V	1
V_{IH}	Input High Voltage	2.0	—	$V_{CC} + 0.5$	2.4	—	$V_{CC} + 0.5$	V	1, 2
V_{IL}	Input Low Voltage	-0.5	—	0.8	-0.5	—	0.8	V	1, 2

1. All voltages referenced to V_{SS} .
 2. V_{IH} may overshoot to $V_{CC} + 1.2\text{V}$ for pulse widths of $\leq 4.0\text{ns}$ with 3.3 Volt, or $V_{CC} + 2.0\text{V}$ for pulse widths of $\leq 4.0\text{ns}$ (or $V_{CC} + 1.0\text{V}$ for $\leq 8.0\text{ns}$) with 5.0 Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths $\leq 4.0\text{ns}$ with 3.3 Volt, or to -2.0V for pulse widths $\leq 4.0\text{ns}$ (or -1.0V for $\leq 8.0\text{ns}$) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ or $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

Symbol	Parameter	Min.	Max.	Units	Notes
C_{I1}	Input Capacitance (A0 - A10)	—	5	pF	1
C_{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE, $\overline{\text{OE}}$)	—	7	pF	1
C_O	Output Capacitance (I/O0 - I/O3)	—	7	pF	1

1. Input capacitance measurements made with rise time shift method with $\overline{\text{CAS}} = V_{IH}$ to disable output.

DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3V ± 0.3V or V_{CC} = 5.0V ± 0.5V)

Symbol	Parameter		Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} = t _{RC} min.)	-50	—	95	mA	1, 2, 3
		-60	—	85		
		-70	—	75		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{IH})		—	1	mA	
I _{CC3}	$\overline{\text{RAS}}$ Only Refresh Current Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ = V _{IH} ; t _{RC} = t _{RC} min)	-50	—	95	mA	1, 3
		-60	—	85		
		-70	—	75		
I _{CC4}	Fast Page Mode Current Average Power Supply Current ($\overline{\text{RAS}}$ = V _{IL} ; $\overline{\text{CAS}}$, Address Cycling: t _{PC} = t _{PC} min)	-50	—	75	mA	1, 2, 3
		-60	—	65		
		-70	—	55		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{CC} - 0.2V)	SP version	—	1	mA	
		LP version	—	0.2		
I _{CC6}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Cycling: t _{RC} = t _{RC} min)	-50	—	95	mA	1, 3
		-60	—	85		
		-70	—	75		
I _{CC7}	Self Refresh Current, LP version only Average Power Supply Current during Self Refresh CBR cycle with $\overline{\text{RAS}} \geq t_{\text{RASS}}$ (min); $\overline{\text{CAS}}$ held low; $\overline{\text{WE}} = V_{\text{CC}} - 0.2\text{V}$; Addresses and D _{IN} = V _{CC} - 0.2V or 0.2V.	3.3V	—	200	μA	
		5.0V	—	300		
I _{I(L)}	Input Leakage Current Input Leakage Current, any input (0.0 ≤ V _{IN} ≤ (V _{CC} + 0.3V)), All Other Pins Not Under Test = 0V		-5	+5	μA	
I _{O(L)}	Output Leakage Current (D _{OUT} is disabled, 0.0 ≤ V _{OUT} ≤ V _{CC})		-5	+5	μA	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -2.0mA for 3.3V, or I _{OUT} = -5mA for 5.0V)		2.4	V _{CC}	V	
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +2.0mA for 3.3V, or I _{OUT} = +4.2mA for 5.0V)		0.0	0.4	V	
1. I _{CC1} , I _{CC3} , I _{CC4} and I _{CC6} depend on cycle rate. 2. I _{CC1} and I _{CC4} depend on output loading. Specified values are obtained with the output open. 3. Address can be changed once or less while $\overline{\text{RAS}} = V_{\text{IL}}$. In the case of I _{CC4} , it can be changed once or less when $\overline{\text{CAS}} = V_{\text{IH}}$.						

AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ or $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

1. An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles instead of 8 $\overline{\text{RAS}}$ only refresh cycles is required.
2. AC measurements assume $t_T = 5\text{ns}$.
3. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{RC}	Random Read or Write Cycle Time	95	—	110	—	130	—	ns	
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	30	—	40	—	50	—	ns	
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	ns	
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	50	10K	60	10K	70	10K	ns	
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	13	10K	15	10K	20	10K	ns	
t_{ASR}	Row Address Setup Time	0	—	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	10	—	ns	
t_{ASC}	Column Address Setup Time	0	—	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	10	—	10	—	10	—	ns	
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	37	20	45	20	50	ns	1
t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	25	15	30	15	35	ns	2
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	13	—	15	—	20	—	ns	
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	50	—	60	—	70	—	ns	
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	5	—	ns	
t_{OED}	$\overline{\text{OE}}$ to D_{IN} Delay Time	13	—	15	—	15	—	ns	3
t_{DZO}	$\overline{\text{OE}}$ Delay Time from D_{IN}	0	—	0	—	0	—	ns	4
t_{DZC}	$\overline{\text{CAS}}$ Delay Time from D_{IN}	0	—	0	—	0	—	ns	4
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	5
<ol style="list-style-type: none"> 1. Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC}. 2. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA}. 3. Either t_{CDD} or t_{OED} must be satisfied. 4. Either t_{DZC} or t_{DZO} must be satisfied. 5. AC measurements assume $t_T = 5\text{ns}$. 									

Write Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{WCS}	Write Command Set Up Time	0	—	0	—	0	—	ns	1
t_{WCH}	Write Command Hold Time	10	—	15	—	15	—	ns	
t_{WP}	Write Command Pulse Width	10	—	15	—	15	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	13	—	15	—	20	—	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	13	—	15	—	20	—	ns	
t_{DS}	D_{IN} Setup Time	0	—	0	—	0	—	ns	2
t_{DH}	D_{IN} Hold Time	10	—	12	—	15	—	ns	2

1. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$, and $t_{CPW} \geq t_{CPW}(\text{min})$ (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
2. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in Read-Modify-Write cycles.



Read Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{RAC}	Access Time from \overline{RAS}	—	50	—	60	—	70	ns	1, 2, 3
t_{CAC}	Access Time from \overline{CAS}	—	13	—	15	—	20	ns	1, 3
t_{AA}	Access Time from Address	—	25	—	30	—	35	ns	2, 3
t_{OEA}	Access Time from \overline{OE}	—	13	—	15	—	20	ns	3
t_{RCS}	Read Command Setup Time	0	—	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time to \overline{CAS}	0	—	0	—	0	—	ns	4
t_{RRH}	Read Command Hold Time to \overline{RAS}	0	—	0	—	0	—	ns	4
t_{RAL}	Column Address to \overline{RAS} Lead Time	25	—	30	—	35	—	ns	
t_{CAL}	Column Address to \overline{CAS} Lead Time	25	—	30	—	35	—	ns	
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	0	—	ns	3
t_{OH}	Output Data Hold Time	3	—	3	—	3	—	ns	
t_{OHO}	Output Data Hold from \overline{OE}	3	—	3	—	3	—	ns	
t_{OFF}	Output Buffer Turn-Off Delay	—	13	—	15	—	15	ns	5
t_{OEZ}	Output Buffer Turn-Off Delay from \overline{OE}	—	13	—	15	—	15	ns	5
t_{CDD}	\overline{CAS} to D_{IN} Delay Time	13	—	15	—	15	—	ns	6
<ol style="list-style-type: none">1. Operation within the $t_{RCD}(\max.)$ limit ensures that $t_{RAC}(\max.)$ can be met. $t_{RCD}(\max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max.)$ limit, then access time is controlled by t_{CAC}.2. Operation within the $t_{RAD}(\max.)$ limit ensures that $t_{RAC}(\max.)$ can be met. $t_{RAD}(\max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max.)$ limit, then access time is controlled by t_{AA}.3. Measured with the specified current load and 100pF.4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.5. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.6. Either t_{CDD} or t_{OED} must be satisfied.									

Read-Modify-Write Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{RWC}	Read-Modify-Write Cycle Time	128	—	150	—	180	—	ns	
t_{RWD}	\overline{RAS} to \overline{WE} Delay Time	68	—	80	—	95	—	ns	1
t_{CWD}	\overline{CAS} to \overline{WE} Delay Time	31	—	35	—	45	—	ns	1
t_{AWD}	Column Address to \overline{WE} Delay Time	43	—	50	—	60	—	ns	1
t_{OEH}	\overline{OE} Command Hold Time	13	—	15	—	15	—	ns	

1. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$, and $t_{CPW} \geq t_{CPW}(\text{min})$ (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Fast Page Mode Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{PC}	Fast Page Mode Cycle Time	35	—	40	—	45	—	ns	
t_{RASP}	Fast Page Mode \overline{RAS} Pulse Width	50	200K	60	200K	70	200K	ns	
t_{CPA}	Access Time from \overline{CAS} Precharge	—	28	—	35	—	40	ns	1
t_{CPRH}	\overline{RAS} Hold Time from \overline{CAS} Precharge	30	—	35	—	40	—	ns	

1. Measured with the specified current load and 100pF.

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	71	—	80	—	95	—	ns	
t_{CPW}	\overline{WE} Delay Time from \overline{CAS} Precharge	48	—	55	—	65	—	ns	1

1. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$, and $t_{CPW} \geq t_{CPW}(\text{min})$ (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Refresh Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5	—	5	—	5	—	ns	
t_{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10	—	10	—	10	—	ns	
t_{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	—	10	—	10	—	ns	
t_{WRH}	WE Hold Time (CAS before RAS Cycle)	10	—	10	—	10	—	ns	
t_{RPC}	RAS Precharge to CAS Hold Time	5	—	5	—	5	—	ns	

Self Refresh Cycle - Low Power version only

Symbol	Parameter	-50		-60		-70		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t_{RASS}	RAS Pulse Width During Self Refresh Cycle	100	—	100	—	100	—	μ s	1
t_{RPS}	RAS Precharge Time During Self Refresh Cycle	89	—	104	—	124	—	ns	1
t_{CHS}	CAS Hold Time From RAS Rising During Self Refresh Cycle	-50	—	-50	—	-50	—	ns	1, 2
t_{CHD}	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	—	350	—	350	—	μ s	1, 2


- When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.
If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
- If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \leq t_{CHD}$ (min) then t_{CHS} applies.

Refresh


SYMBOL	Parameter		-50		-60		-70		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{REF}	Refresh Period	SP version	—	32	—	32	—	32	ms	1
		LP version	—	128	—	128	—	128		
1. 2048 cycles.										

- 2048 cycles.


Read Cycle




Write Cycle (Early Write)



Write Cycle (Delayed Write)




Read-Modify-Write Cycle




* t_{OEH} greater than or equal to t_{CWL}


Fast Page Mode Write Cycle



Fast Page Mode Read-Modify-Write Cycle




RAS Only Refresh Cycle




NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"

CAS Before RAS Refresh Cycle




NOTE: Address is "H" or "L"


Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)




Self Refresh Cycle (Sleep Mode) - Low Power version only



NOTES:





1. Address and $\overline{\text{OE}}$ are "H" or "L"
2. Once $\overline{\text{RAS}}$ (min) is provided and $\overline{\text{RAS}}$ remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
3. If $t_{\text{RASS}} > t_{\text{CHD}}$ (min) then t_{CHD} applies.
 If $t_{\text{RASS}} \leq t_{\text{CHD}}$ (min) then t_{CHS} applies.

Package Dimensions (300 mil; 26/24 lead; Small Outline J-Lead)



NOTE: All dimensions are in millimeters; Packages diagrams are not drawn to scale.

Package Dimensions (300 mil; 26/24 lead; Thin Small Outline Package)



NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

Revision Log

Revision	Contents Of Modification
05/18/94	Initial Release
12/10/95	<ol style="list-style-type: none"> 1. I_{OUT} changed to +2.0 mA and -2.0 mA in DC Electrical Characteristics table. 2. Packaging diagrams modified to clarify lead thickness and standoff height. 3. t_{RPC} min changed from 0 to 5ns. 4. t_{CHR} min changed from 20 to 10ns. 5. Currents in DC Electrical Characteristics table revised. 6. Test Modes and Test Circuit Diagram removed. 7. Rename t_{ODD} to t_{OED}. 8. t_{OED}, t_{CDD}, t_{OEZ}, and t_{OFF} min changed from 20 to 15ns, for the 70ns part. 9. t_{RRH} min changed from 5 to 0ns for all speed sorts. 10. t_{OEH} min changed from 20 to 15ns for the 70ns part. 11. t_{CSR} min changed from 10 to 5ns for all speed sorts. 12. t_{CAH}min changed from 15 to 10ns on 60 and 70ns parts. 13. t_{OFF} max changed from 20 to 15ns for 70ns parts.
12/10/95	<ol style="list-style-type: none"> 1. The Low Power and Standard Power Specifications were combined. ES# 43G9648 and ES# 43G9649 were combined into ES# 43G9649. 2. Added Die Rev E part numbers. 3. t_{DH} was reduced from 15ns to 12ns for the -60 speed sort. 4. t_{CHD} was added to the Self Refresh Cycle with a value of 350μs for all speed sorts. 5. The Self Refresh timing diagram was changed to allow $\overline{\text{CAS}}$ to go high t_{CHD} (350μs) after $\overline{\text{RAS}}$ falls entering a Self Refresh. 6. The CBR timing diagram was changed to allow $\overline{\text{CAS}}$ to remain low for back-to-back CBR cycles. 7. $\overline{\text{WE}}$ for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to "H".
08/06/96	Changed Refresh Rate from 256ms to 128ms, for LP version only. None of the diagrams were changed.
09/01/96	<ol style="list-style-type: none"> 1. I_{CC2} was changed from 2mA to 1mA. 2. I_{I(L)} and I_{O(L)} were altered from +/- 10uA to +/- 5uA. 3. t_T was initially at a max of 30ns. It has been modified to 50ns for all speed sorts. 4. t_{CPA} was decreased from 30ns to 28ns for the -50 speed sort. 5. t_{RASP} max of 125K was raised to 200K for all speed sorts. 6. t_{RP} was changed from 35ns to 30ns for the -50 speed sort.