

Features

- 4,194,304 word by 4 bit organization
- Single 3.3V \pm 0.3V or 5.0V \pm 0.5V power supply
- Standard Power (SP) and Low Power (LP)
- · 2048 Refresh Cycles
 - 32 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- · High Performance:

		-50	-60	-70
t _{RAC}	RAS Access Time	50ns	60ns	70ns
t _{CAC}	CAS Access Time	13ns	15ns	20ns
t _{AA}	Column Address Access Time	25ns	30ns	35ns
t _{RC}	Cycle Time	95ns	110ns	130ns
t _{PC}	Fast Page Mode Cycle Time	35ns	40ns	45ns


- · Low Power Dissipation
 - Active (max) 95 mA / 85 mA / 75 mA
 Standby: TTL Inputs (max) 2.0 mA

 - Standby: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.2 mA (LP version)
 - Self Refresh (LP version only)
 - 200μA (3.3 Volt)
 - 300μA (5.0 Volt)
- Fast Page Mode
- · Read-Modify-Write
- RAS Only and CAS before RAS Refresh
- · Hidden Refresh
- Package: TSOP-26/24 (300milx675mil) SOJ-26/24 (300milx675mil)

Description

The IBM0117400 is a dynamic RAM organized 4,194,304 words by 4 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced 0.5µm CMOS silicon gate process technology. The circuit and process have been carefully designed to provide high performance, low power dissipation, and high reliability. The devices operate with a single $3.3V \pm 0.3V$ or $5.0V \pm 0.5V$ power supply. The 22 addresses required to access any bit of data are multiplexed (11 are strobed with RAS, 11 are strobed with CAS).

Pin Assignments (Top View)



Pin Description

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
A0 - A10	Address Inputs
ŌĒ	Output Enable
1/00 - 1/03	Data Input/Output
V _{cc}	Power (+3.3V or +5.0V)
V _{SS}	Ground

43G9649 SA14-4201-05 Revised 11/96

©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.




Ordering Information

Part Number	SP/LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM0117400J1 -50	SP	No	5.0V	50ns	300mil SOJ 26/24	1
IBM0117400J1 -60	SP	No	5.0V	60ns	300mil SOJ 26/24	1
IBM0117400J1 -70	SP	No	5.0V	70ns	300mil SOJ 26/24	1
IBM0117400T1 -50	SP	No	5.0V	50ns	300mil TSOP 26/24	1
IBM0117400T1 -60	SP	No	5.0V	60ns	300mil TSOP 26/24	1
IBM0117400T1 -70	SP	No	5.0V	70ns	300mil TSOP 26/24	1
IBM0117400BJ1 -50	SP	No	3.3V	50ns	300mil SOJ 26/24	1
IBM0117400BJ1 -60	SP	No	3.3V	60ns	300mil SOJ 26/24	1
IBM0117400BJ1 -70	SP	No	3.3V	70ns	300mil SOJ 26/24	1
IBM0117400BT1 -50	SP	No	3.3V	50ns	300mil TSOP 26/24	1
IBM0117400BT1 -60	SP	No	3.3V	60ns	300mil TSOP 26/24	1
IBM0117400BT1 -70	SP	No	3.3V	70ns	300mil TSOP 26/24	1
IBM0117400MT1 -50	LP	Yes	5.0V	50ns	300mil TSOP 26/24	1
IBM0117400MT1 -60	LP	Yes	5.0V	60ns	300mil TSOP 26/24	1
IBM0117400MT1 -70	LP	Yes	5.0V	70ns	300mil TSOP 26/24	1
IBM0117400PT1 -50	LP	Yes	3.3V	50ns	300mil TSOP 26/24	1
IBM0117400PT1 -60	LP	Yes	3.3V	60ns	300mil TSOP 26/24	1
IBM0117400PT1 -70	LP	Yes	3.3V	70ns	300mil TSOP 26/24	1

^{1.} SP = Standard Power version (IBM0117400 and IBM0117400B); LP = Low Power version (IBM0117400M and IBM00117400P)



Block Diagram





Truth Table

Function	1	RAS	CAS	WE	Œ	Row Address	Col Address	1/00 - 1/03
Standby		Н	H→X	Х	Х	Х	Х	High Impedance
Read		L	L	Н	L	Row	Col	Data Out
Early-Write		L	L	L	Х	Row	Col	Data In
Delayed-Write		L	L	H→L	Н	Row	Col	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col	Data Out, Data In
Fast Page Mode	1st Cycle	L	H→L	Н	L	Row	Col	Data Out
Read	2nd Cycle	L	H→L	Н	L	N/A	Col	Data Out
Fast Page Mode	1st Cycle	L	H→L	L	Х	Row	Col	Data In
Write	2nd Cycle	L	H→L	L	Х	N/A	Col	Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	L→H	Row	Col	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	Х	N/A	High Impedance
Hidden Refresh	Read	L→H→L	L	Н	L	Row	Col	Data Out
midden Helfesti	Write	L→H→L	L	Н	Х	Row	Col	Data In
Self Refresh (LP version on	ly)	H→L	L	Н	Х	Х	Х	High Impedance



Absolute Maximum Ratings

C b - l	D	Ra	ting	11	NI-4
Symbol	Parameter	3.3 Volt Device	5.0 Volt Device	Units	Notes
V _{CC}	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	٧	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	٧	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	٧	1
T _{OPR}	Operating Temperature	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
P _D	Power Dissipation	1.0	1.0	W	1
I _{OUT}	Short Circuit Output Current	50	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

	Dt	3	.3 Volt Devi	се	5	i.0 Volt Devid	e :	11-4-	NI-4
Symbol	Parameter	Min.	Typ.	Max.	Min.	Тур.	Max.	Units	Notes
V _{cc}	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	٧	1
V_{IH}	Input High Voltage	2.0	_	V _{CC} + 0.5	2.4	-	V _{CC} + 0.5	٧	1, 2
V _{IL}	Input Low Voltage	-0.5	_	0.8	-0.5	_	0.8	٧	1, 2

^{1.} All voltages referenced to $V_{\mbox{\scriptsize SS}}.$

Capacitance (T_A= 25°C, V_{CC}= $3.3V \pm 0.3V$ or V_{CC}= $5.0V \pm 0.5V$)

Symbol	Parameter	Min.	Max.	Units	Notes
C _{I1}	Input Capacitance (A0 - A10)	_	5	pF	1
C _{I2}	Input Capacitance (RAS, CAS, WE, OE)	_	7	pF	1
Co	Output Capacitance (I/O0 - I/O3)		7	pF	1
4 1	CAS	\/			

^{1.} Input capacitance measurements made with rise time shift method with $\overline{\text{CAS}} = V_{\text{IH}}$ to disable output.

43G9649 SA14-4201-05 Revised 11/96 ©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.

^{2.} V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V_{CC} + 2.0V for pulse widths of ≤ 4.0ns (or V_{CC} + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt, or to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

4M x 4 11/11 DRAM

DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3V \pm 0.3V or V_{CC} = 5.0V \pm 0.5V)

Symbol	Parameter		Min.	Max.	Units	Notes	
	Operating Current	-50	_	95			
I _{CC1}	Average Power Supply Operating Current	-60	-	85	mA	1, 2, 3	
	(RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	-70	-	75			
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		—	1	mA		
	RAS Only Refresh Current	-50	<u> </u>	95			
I _{CC3}	Average Power Supply Current, RAS Only Mode	-60	<u> </u>	85	mA	1, 3	
	(RAS Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} min$)	-70	<u> </u>	75			
	F M C	-50	_	75			
I _{CC4}	Fast Page Mode Current Average Power Supply Current	-60	<u> </u>	65	mA	1, 2, 3	
	$(\overline{RAS} = V_{IL}, \overline{CAS}, Address Cycling: t_{PC} = t_{PC} min)$	dress Cycling: $t_{PC} = t_{PC} \min$) -70 — •	55				
	Standby Current (CMOS)	SP version	<u> </u>	1			
I _{CC5}		LP version	_	0.2	mA		
	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode	CAS Refere RAS Refresh Current	-50	<u>—</u>	95	******************************	
I _{CC6}		-60	<u> </u>	85	mA	1, 3	
	(RAS, CAS, Cycling: t _{RC} = t _{RC} min)	-70	<u> </u>	75			
	Self Refresh Current, LP version only	3.3V	_	200			
I _{CC7}	Average Power Supply Current during Self Refresh CBR cycle with RAS \geq t _{RASS} (min); CAS held low; $\overline{\text{WE}} = \text{V}_{\text{CC}} - 0.2\text{V}$; Addresses and D _{IN} = V _{CC} - 0.2V or 0.2V.	5.0V	_	300	μА		
I _{I(L)}	Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$, All Other Pins Not Under Test = 0'	V	-5	+5	μА		
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$)		-5	+5	μА		
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -2.0mA for 3.3V, or I _{OUT} = -5mA for 5.0V)		2.4	V _{cc}	V		
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +2.0mA for 3.3V, or I _{OUT} = +4.2mA for 5.0V)		0.0	0.4	٧		

^{1.} $I_{CC1},\,I_{CC3},\,I_{CC4}$ and I_{CC6} depend on cycle rate.

^{2.} I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.



AC Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3V \pm 0.3V or V_{CC} = 5.0V \pm 0.5V)

- An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t_T=5ns.
- 3. $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II} .

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

C. mahad	Parameter		-50	-60			-70	Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	ivotes
t _{RC}	Random Read or Write Cycle Time	95		110		130	_	ns	zebnostetenonatetenonatetenona
t _{RP}	RAS Precharge Time	30	_	40	_	50	_	ns	
t _{CP}	CAS Precharge Time	10	_	10	_	10	_	ns	
t _{RAS}	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
t _{CAS}	CAS Pulse Width	13	10K	15	10K	20	10K	ns	
t _{ASR}	Row Address Setup Time	0	_	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	10	<u> </u>	10	_	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	0	_	0	_	ns	
t _{CAH}	Column Address Hold Time	10	<u> </u>	10		10	_	ns	
t _{RCD}	RAS to CAS Delay Time	20	37	20	45	20	50	ns	1
t _{RAD}	RAS to Column Address Delay Time	15	25	15	30	15	35	ns	2
t _{RSH}	RAS Hold Time	13	<u> </u>	15		20	_	ns	***************************************
t _{CSH}	CAS Hold Time	50	_	60	_	70	_	ns	
t _{CRP}	CAS to RAS Precharge Time	5	<u> </u>	5	_	5	_	ns	
t _{OED}	OE to D _{IN} Delay Time	13	_	15	_	15	_	ns	3
t _{DZO}	OE Delay Time from D _{IN}	0	<u> </u>	0	—	0	_	ns	4
t _{DZC}	CAS Delay Time from D _{IN}	0	<u> </u>	0	—	0	_	ns	4
t⊤	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	5

Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.

- 3. Either t_{CDD} or t_{OED} must be satisfied.
- 4. Either t_{DZC} or t_{DZO} must be satisfied.
- 5. AC measurements assume t_T=5ns.

^{2.} Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.



Write Cycle

Cyron b o l	Parameter	-50		-60		-70			Netes
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
t _{wcs}	Write Command Set Up Time	0	_	0	_	0	_	ns	1
t _{wch}	Write Command Hold Time	10	_	15	_	15	_	ns	
t _{WP}	Write Command Pulse Width	10	_	15	—	15	_	ns	
t _{RWL}	Write Command to RAS Lead Time	13	_	15	_	20	_	ns	
t _{CWL}	Write Command to CAS Lead Time	13	_	15		20		ns	
t _{DS}	D _{IN} Setup Time	0	_	0		0		ns	2
t _{DH}	D _{IN} Hold Time	10	_	12	_	15	_	ns	2

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

^{2.} These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.



Read Cycle

Symbol	Parameter		-50		-60		-70	Units	Notes
Symbol	raiameter	Min.	Max.	Min.	Мах.	Min.	Max.	Units	Notes
t _{RAC}	Access Time from RAS	_	50	_	60	_	70	ns	1, 2, 3
toac	Access Time from CAS	-	13	_	15	_	20	ns	1, 3
t _{AA}	Access Time from Address	_	25	_	30	_	35	ns	2, 3
t _{oea}	Access Time from OE	-	13	_	15	_	20	ns	3
t _{RCS}	Read Command Setup Time	0	<u> </u>	0	_	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	_	0	_	0	_	ns	4
t _{RRH}	Read Command Hold Time to RAS	0	_	0	_	0	_	ns	4
t _{RAL}	Column Address to RAS Lead Time	25	_	30	_	35	_	ns	
t _{CAL}	Column Address to CAS Lead Time	25	_	30		35	_	ns	
t _{CLZ}	CAS to Output in Low-Z	0	<u> </u>	0		0	_	ns	3
t _{OH}	Output Data Hold Time	3	_	3	_	3	_	ns	
t _{OHO}	Output Data Hold from OE	3	_	3	_	3	_	ns	
t _{OFF}	Output Buffer Turn-Off Delay	<u> </u>	13	-	15	_	15	ns	5
t _{OEZ}	Output Buffer Turn-Off Delay from OE	<u> </u>	13	_	15	_	15	ns	5
t _{CDD}	CAS to D _{IN} Delay Time	13	_	15	_	15	_	ns	6

- Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 2. Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.
- 3. Measured with the specified current load and 100pF.
- 4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 5. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 6. Either t_{CDD} or t_{OED} must be satisfied.

Read-Modify-Write Cycle

	Parameter	-50		-60		-70		11-11-	Notos
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	UIIIIS	ivotes
t _{RWC}	Read-Modify-Write Cycle Time	128	_	150	_	180	_	ns	
t _{RWD}	RAS to WE Delay Time	68	_	80	_	95	_	ns	1
t _{CWD}	CAS to WE Delay Time	31	_	35		45		ns	1
t _{AWD}	Column Address to WE Delay Time	43	_	50		60	_	ns	1
t _{OEH}	OE Command Hold Time	13		15	<u>—</u>	15	_	ns	***************************************

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Fast Page Mode Cycle

Cumbal	Parameter	-50		-60		-70		11-11-	NI-4
Symbol		Min.			Max.	Min.	Max.		Notes
t _{PC}	Fast Page Mode Cycle Time	35	_	40	—	45	_	ns	
t _{RASP}	Fast Page Mode RAS Pulse Width	50	200K	60	200K	70	200K	ns	
t _{CPA}	Access Time from CAS Precharge	_	28	—	35	—	40	ns	1
t _{CPRH}	RAS Hold Time from CAS Precharge	30		35		40		ns	

^{1.} Measured with the specified current load and 100pF.

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	-50		-60		-70		Units	Notes
Syllibol		Min.	Max.	Min.	Max.	Min.	Max.		Notes
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	71	-	80	_	95	_	ns	
t _{CPW}	WE Delay Time from CAS Precharge	48	_	55	_	65	_	ns	1

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.



Refresh Cycle

Symbol	Parameter	-50		-60		-70		Units	Notos
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Office	Notes
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	5	_	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10		10	—	ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	10	—	ns	
t _{WRH}	WE Hold Time (CAS before RAS Cycle)	10	_	10	_	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	5	_	5	—	5	—	ns	

Self Refresh Cycle - Low Power version only

C. mak al	Parameter	-50		-60		-70		11-14-	NI-1
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
t _{RASS}	RAS Pulse Width During Self Refresh Cycle	100	—	100	_	100	_	μs	1
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	89	—	104	_	124	_	ns	1
t _{CHS}	CAS Hold Time From RAS Rising During Self Refresh Cycle	-50		-50		-50	_	ns	1, 2
t _{CHD}	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	_	350	_	350	_	μs	1, 2

When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
 If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles,
 then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a

If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.


Refresh

SYMBOL Paramete		***************************************		-50		-60		-70		NI-4
STIVIBOL	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
		SP version	_	32	_	32	_	32	··· ms	4
₹REF	Refresh Period	LP version	<u> </u>	128	_	128	_	128		'
1. 2048 cycles.										

^{2.} If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \le t_{CHD}$ (min) then t_{CHS} applies.




Read Cycle






Write Cycle (Early Write)



43G9649 SA14-4201-05 Revised 11/96 ©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.



Write Cycle (Delayed Write)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

43G9649 SA14-4201-05 Revised 11/96




Read-Modify-Write Cycle



 * t_{OEH} greater than or equal to t_{CWL}



Fast Page Mode Read Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

43G9649 SA14-4201-05 Revised 11/96




Fast Page Mode Write Cycle





Fast Page Mode Read-Modify-Write Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.


43G9649 SA14-4201-05 Revised 11/96



RAS Only Refresh Cycle




$$D_{\text{OUT}} \begin{array}{c} V_{\text{OH--}} \\ \hline V_{\text{OL--}} \end{array} \\ \hspace{2cm} \text{Hi-Z} \\ \end{array}$$



NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"



CAS Before **RAS** Refresh Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

43G9649 SA14-4201-05 Revised 11/96




Hidden Refresh Cycle (Read)



43G9649 SA14-4201-05 Revised 11/96 ©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.





Hidden Refresh Cycle (Write)





Self Refresh Cycle (Sleep Mode) - Low Power version only






NOTES:


- 1. Address and \overline{OE} are "H" or "L"
- 2. Once RAS (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- 3. If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies. If $t_{RASS} \le t_{CHD}$ (min) then t_{CHS} applies.


43G9649 SA14-4201-05 Revised 11/96 ©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.



Package Dimensions (300 mil; 26/24 lead; Small Outline J-Lead)










NOTE: All dimensions are in millimeters; Packages diagrams are not drawn to scale.




Package Dimensions (300 mil; 26/24 lead; Thin Small Outline Package)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

43G9649 SA14-4201-05 Revised 11/96 ©IBM Corporation. All rights reserved. Use is further subject to the provisions at the end of this document.



Revision Log

Revision	Contents Of Modification						
05/18/94	Initial Release						
	1. lout changed to +2.0 mA and -2.0 mA in DC Electrical Characteristics table.						
	Packaging diagrams modified to clarify lead thickness and standoff height.						
	3. t _{RPC} min changed from 0 to 5ns.						
	4. t _{CHR} min changed from 20 to 10ns.						
	5. Currents in DC Electrical Characteristics table revised.						
	6. Test Modes and Test Circuit Diagram removed.						
12/10/95	7. Rename t _{ODD} to t _{OED} .						
	8. t _{OED} , t _{CDD} , t _{OEZ} , and t _{OFF} min changed from 20 to 15ns, for the 70ns part.						
	9. t _{RRH} min changed from 5 to 0ns for all speed sorts.						
	10. t _{OEH} min changed from 20 to 15ns for the 70ns part.						
	11. t _{CSR} min changed from 10 to 5ns for all speed sorts.						
	12. t _{CAH} min changed from 15 to 10ns on 60 and 70ns parts.						
	13. t _{OFF} max changed from 20 to 15ns for 70ns parts.						
	The Low Power and Standard Power Specifications were combined. ES# 43G9648 and ES# 43G9649 were combined into ES# 43G9649.						
	2. Added Die Rev E part numbers.						
	3. t _{DH} was reduced from 15ns to 12ns for the -60 speed sort.						
12/10/95	4. t _{CHD} was added to the Self Refresh Cycle with a value of 350μs for all speed sorts.						
	 The Self Refresh timing diagram was changed to allow CAS to go high t_{CHD} (350μs) after RAS falls entering a Self Refresh. 						
	6. The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.						
	7. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to " H".						
08/06/96	Changed Refresh Rate from 256ms to 128ms, for LP version only. None of the diagrams were changed.						
	1. I _{CC2} was changed from 2mA to 1mA.						
	2. I _{I(L)} and I _{O(L)} were altered from +/- 10uA to +/- 5uA.						
09/01/96	3. t_T was initially at a max of 30ns. It has been modified to 50ns for all speed sorts.						
09/01/90	4. t _{CPA} was decreased from 30ns to 28ns for the -50 speed sort.						
	5. t _{RASP} max of 125K was raised to 200K for all speed sorts.						
	6. t _{RP} was changed from 35ns to 30ns for the -50 speed sort.						