1M x 4 10/10 QUAD CAS DRAM

Features

- 1,048,576 word by 4 bit organization
- Power Supply: 3.3 ± 0.3 V or 5.0V ± 0.5 V
- · 1024 Refresh Cycles
 - 16 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- QUAD CAS Parity
- · High Performance:

		-60	-70	Units
t _{RAC}	RAS Access Time	60	70	ns
t _{CAC}	CAS Access Time	15	18	ns
t _{AA}	Column Address Access Time	30	35	ns
t _{RC}	Cycle Time	110	130	ns
t _{PC}	Fast Page Mode Cycle Time	40	40	ns


- Low Power Dissipation
 - Active (max)
 - 95 mA / 80 mA (3.3V)
 - 85 mA / 70 mA (5.0V)
 - Standby Current: TTL Inputs (max)
 - 2.0 mA (SP version)
 - 1.0 mA (LP version)
 - Standby Current: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.15 mA (LP version)
- · Fast Page Mode
- RAS, CAS before RAS, and Hidden Refreshing
- Self Refresh (LP version only)
- Packages: SOJ-26/24 (300mil) TSOP-26/24 (300mil)

Description

The IBM014440 is a Quad $\overline{\text{CAS}}$ fast-page dynamic RAM organized 1,048,576 words by 4 bits. Each of the four $\overline{\text{CAS}}$ pins uniquely controls the write operation to a corresponding I/O pin, much in the same manner as the write per bit function. This device was designed with memory parity systems in mind and can be a cost effective solution in that it replaces four 1M x 1 or two 2M x 2 DRAM devices. Other benefits include lower system power and reduced board space. This device is fabricated in IBM's 4M-bit Shrink 2 CMOS silicon gate technology. The circuits and process have been designed to provide high performance, low power dissipation, and high reliability. The devices operate with either a $5.0V \pm 0.5V$ or $3.3V \pm 0.3V$ power supply and are

offered in a 26/24 pin 300mil TSOP or SOJ package. Refreshing may be accomplished by means of a CAS before RAS refresh cycle (CBR) that internally generates the refresh address, and is initiated by bringing any of the CAS pins low prior to RAS falling. Self-Refresh mode is entered by holding RAS low for ≥100μS during a CBR cycle. Detection of this long RAS time during a CBR cycle starts an internal oscillator that maintains data integrity without external clocking. Self-Refresh mode is included as a standard feature for Low Power devices (IBM014440M and IBM014440P). All low power devices support Extended Data Retention of 128ms. eight times (8x) the retention supported by IBM's standard power devices.

Pin Assignments



Pin Description

A0 - A9	Address Input
1/00 - 1/03	Data Input/Output
RAS	Row Address Strobe
CASO - CAS3	Column Address Strobe
WE	Read/Write Enable
ŌĒ	Output Enable
V _{CC}	Power (5.0V or 3.3V)
V _{SS}	Ground

82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 1 of 25

- 9006146 0003008 741 **-**




Ordering Information

Part Number	SP/LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM014440J1 -60	SP	No	5.0V	60ns	300mil SOJ 26/24	1
IBM014440J1 -70	SP	No	5.0V	70ns	300mil SOJ 26/24	1
IBM014440MT1 -60	LP	Yes	5.0V	60ns	300mil TSOP 26/24	1
IBM014440MT1 -70	LP	Yes	5.0V	70ns	300mil TSOP 26/24	1
IBM014440PT1 -60	LP	Yes	3.3V	60ns	300mil TSOP 26/24	1
IBM014440PT1 -70	LP	Yes	3.3V	70ns	300mil TSOP 26/24	1

^{1.} SP = Standard Power version (IBM014440); LP = Low Power version (IBM014440M and IBM014440P)

Block Diagram



©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 2 of 25

9006146 0003009 688 📟









Function		RAS	CAS0-3	WE	ŌĒ	Row Address	Col. Address	1/00 - 1/03
Standby		Н	Н→Х	Х	Х	х	х	High Impedance
Read		L	L	Н	L	Row	Col.	Data Out
Early-Write		L	L	L	х	Row	Col.	Data In
Delayed-Write		L	L	H→L	н	Row	Col.	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col.	Data Out, Data In
Fast Page Mode Read	1st Cycle	L	H→L	н	L	Row	Col.	Data Out
ast Page Mode Nead	2nd Cycle	L	H→L	Н	L	N/A	Col.	Data Out
Fast Page Mode Write	1st Cycle	L	H→L	L	х	Row	Col.	Data In
rast rage Mode Write	2nd Cycle	L	H→L	L	Х	N/A	Col.	Data In
Fast Page Mode Read-Modify-	1st Cycle	L	H→L	H→L	L→H	Row	Col.	Data Out, Data In
Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col.	Data Out, Data In
RAS-Only Refresh		L	н	х	х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	х	×	N/A	High Impedance
Hidden Refresh Read	Hidden Refresh Read		L	н	L	Row	Col.	Data Out
Self Refresh (LP version only)		H→L	L	L	Н	х	х	x



Absolute Maximum Ratings

Symbol	Parameter	Ra	Units	Notes	
Зуньы	Farameter	3.3 Volt Device 5.0 Volt Device			
V _{CC}	Power Supply Voltage	-0.5 to +4.1	-1.0 to +6.0	V	1
V_{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	v	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	V	1
T _A	Operating Temperature	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
PD	Power Dissipation	1.0	1.0	w	1
l _{out}	Short Circuit Output Current	20	50	mA	1

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A=0 to 70°C)

Symbol	Parameter	5	.0 Volt Devi	ces	3	.3 Volt Devi	ces		
- Cyllibol	raiametei	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Notes
Vcc	Supply Voltage	4.5	5.0	5.5	3.0	3.3	3.6	V	1
V _{IH}	Input High Voltage	2.4		V _{CC} + 0.5	2.0	_	V _{CC} + 0.3	V	1
V _{IL}	Input Low Voltage	-0.5	_	0.8	-0.3		0.8	V	1

All voltages referenced to V_{SS}=0V.

Capacitance (T_A=25°C, f=1MHz)

Symbol	Parameter	Min.	Max	Units	Notes
C _{I1}	Input Capacitance (A0 - A9)		5	pF	1
C _{I2}	Input Capacitance (RAS, CASx, WE, OE)		7	pF	1
Co	Output Capacitance (I/O0 - I/O3)		7	pF	1

^{1.} Input capacitance measurements made with rise time shift method with $\overline{CAS} = V_{IH}$ to disable output.

©IBM Corporation, 1996. All rights reserved.

9006146 0003011 236



DC Electrical Characteristics (T_A= 0 to +70 C, V_{CC} = 3.3V \pm 0.3V or V_{CC} = 5.0V \pm 0.5V)

Symbol	Parameter		3.3 Vol	Device	5.0 Vol	t Device		
Cymbol	Falanteter		Min.	Max.	Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current	-60	_	95	_	85		4004
,001	(RAS and CAS Cycling: t _{RC} = t _{RC} min.)	-70		80	_	70	mA	1,2,3,4
I _{CC2}	Standby Current (TTL) Power Supply Standby Current	SP version	_	2.0	_	2.0		
-002	(RAS = CAS ≥ V _{IH} min)	LP version		1.0	 	1.0	mA	4
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode	-60		95	_	85	0	424
	(RAS Cycling, CAS ≥ V _{IH} min: t _{RC} = t _{RC} min)	-70	<u></u>	80	–	70	mA	1,3,4
I _{CC4}	Fast Page Mode Current Average Power Supply Current, Fast Page Mode	-60		65		60	4	4004
	(RAS ≤ V _{IL} min, CAS Cycling, t _{PC} = t _{PC} min)	-70		65	-	60	mA	1,2,3,4
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current	SP version	_	1		1		7.0
-0.05	(RAS = CAS ≥ V _{IH})	LP version	-	0.15	-	0.15	mA	7,8
Iccs	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode	-60	_	95		85		4045
-000	(RAS Cycling, CAS before RAS, t _{RC} = t _{RC} min)	-70		80	_	70	mA	1,3,4,5
I _{CC7}	Self Refresh Current, LP version only Average Power Supply Current during Self Refresh (CBR cycle with RAS ≥ t _{RASS} (min))		_	170	_	170	μА	7,8
I _{CC8}	Battery Backup Refresh Current, LP version only Average Power Supply Current during Battery Backup re (CAS ≤V _{IL} , WE ≥V _{IH} , t _{RAS} ≤ 1μSec, t _{RC} =125μSec)	fresh		300	_	300	μА	7,8,9
I _{CC9}	Standby Current Standby current with Output's enabled (RAS ≥ V _{IH} (min) and CAS ≤ V _{IL} (max))		_	5		5	mA	4,6
l _{I(L)}	Input Leakage Current, any input $(0.0 \le V_{\text{IN}} \le (V_{\text{CC}} + 1.0V))$ for 5.0V, or $(0.0 \le V_{\text{IN}} \le (V_{\text{CC}} + 0.3V))$ for 3.3V. All Other Pins Not Under Test = 0V			+10	-10	+10	μА	
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$ max)		-10	+10	-10	+10	μА	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -5mA for 5.0V, or I _{OUT} = -2mA for 3.3V)		2.4	Vcc	2.4	V _{CC}	v	
VOL	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +4.2mA for 5.0V, or I _{OUT} = +2mA for 3.3V)	V4	_	0.4		0.4	v	

- 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
- 2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3. Column address can be changed once or less while \overline{RAS} =V_{IL} and \overline{CAS} =V_{IH}.
- 4. All I/O and other input pins must be $\leq V_{IL}(max)$ or $\geq V_{IH}(min)$.
- 5. Enables on-chip refresh and address counters.
- 6. Assumes no resistive loads on I/O pins.
- $7. \ \ ((V_{CC}\text{--}0.2V \le V_{IH} \le V_{CC}\text{+-}0.5V) \text{ and } (0.0V \le V_{IL} \le 0.2V)) \text{ for } 5.0V, \text{ or } \\ \ ((V_{CC}\text{--}0.2V \le V_{IH} \le V_{CC}\text{+-}0.3V) \text{ and } (0.0V \le V_{IL} \le 0.2V)) \text{ for } 3.3V.$
- 8. All other I/O and other inputs at VIH or VIL.
- 9. 1024 rows at 128µs = 128ms.

82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 5 of 25

1 9006146 0003012 172



AC Characteristics (TA=0 to +70°C)

- 1. An initial pause of 100μs is required after power-up followed by 8 RAS only refresh cycles or 8 CAS before RAS refresh cycles.
- 2. AC measurements assume t_T=5ns.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 4. In addition to meeting the transition rate specification, all input signals must transit between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 5. If OE is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.
- If CASx ≥ V_{IH}(min), the data output (I/Ox) is in high impedance.

Read, Write, Read-Modify-Write and Ref. Cycles (Common Parameters)

Symbol	Parameter	-6	0	-7	0	l Imia	Natas	
	r arameter	Min.	Max.	Min.	Max.	Unit	Notes	
t _{RC}	Random Read or Write Cycle Time	110	-	130	_	ns		
t _{RP}	RAS Precharge Time	40	_	50		ns		
t _{CP}	CAS Precharge Time	10	_	10		ns	1, 2	
t _{RAS}	RAS Pulse Width	60	100K	70	100K	пѕ		
tCAS	CAS Pulse Width	15	100K	18	100K	ns	3	
t _{ASR}	Row Address Setup Time	0	_	0	_	ns		
t _{RAH}	Row Address Hold Time	10	_	10	_	ns		
t _{ASC}	Column Address Setup Time	0	_	0	_	ns	4	
t _{CAH}	Column Address Hold Time	10	_	10	_	ns	4	
t _{RCD}	RAS to CAS Delay Time	20	45	20	52	ns	4, 5	
t _{RAD}	RAS to Column Address Delay Time	15	30	15	35	ns	6	
t _{RSH}	RAS Hold Time	15		18	_	ns	7	
t _{СSH}	CAS Hold Time	60	_	70	_	ns	8	
t _{CRP}	CAS to RAS Precharge Time	5		5	_	ns	8	
t _{CLCH}	Last CAS Going Low to First CAS to Return High	10	_	10		ns	9	
t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	10, 11,	

- 1. Last rising CASx edge to first falling CASx edge.
- 2. If CASx is low at the falling edge of RAS, the corresponding I/Ox output will be maintained from the previous cycle.
- 3. Each CASx must meet the minimum pulse width.
- The first CASx edge to transition low.
- 5. Operation within the t_{RCD}(max) limit ensures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled by t_{RCD}.
- 6. Operation within the t_{RAD}(max) limit ensures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{RA}.
- 7. Last CASx to go low.
- 8. The last CASx edge to transition high.
- 9. Last falling CASx edge to first rising CASx edge.
- 10. AC measurements assume t_T=5ns.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 12. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

©IBM Corporation, 1996. All rights reserved.

Use is further subject to the provisions at the end of this document.

82F6673 SA14-4218-05 Revised 6/96

Page 6 of 25

9006146 0003013 009

1M x 4 10/10 QUAD CAS DRAM



Write Cycle

Symbol	Parameter	-	-60		70	Unit	
- Cyllibol	raidifietei	Min.	Max.	Min.	Max.	Unit	Notes
twcs	Write Command Set Up Time	0	-	0	_	ns	1, 2
t _{WCH}	Write Command Hold Time	10	_	15	-	ns	3, 4
t _{WP}	Write Command Pulse Width	10	_	15	_	ns	3
t _{RWL}	Write Command to RAS Lead Time	15	_	18	_	ns	
tcwL	Write Command to CAS Lead Time	15	_	18	_	ns	5
t _{DS}	D _{IN} Setup Time	0	_	0		ns	6, 7
t _{DH}	D _{IN} Hold Time	12		15		ns	6, 7

- 1. twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD}, t_{CWD}, and t_{AWD} apply to Read-Modify-Write cycles. If twcs ≥ t_{WCS}(min), the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ t_{CWD}(min), and t_{AWD} ≥ t_{AWD}(min), the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
- 2. The first CASx edge to transition low.
- 3. Parameter t_{WP} is applicable for a Delayed-Write cycle such as a Read-Write or Read-Modify-Write cycle. For Early-Write cycles, both t_{WCS} and t_{WCH} must be met.
- 4. Last CASx to go low.
- 5. The last CASx edge to transition high.
- Output parameter (I/Ox) is referenced to corresponding CAS input; I/O0 by CAS0, I/O1 by CAS1, I/O2 by CAS2, and I/O3 by CAS3.
- 7. These parameters are referenced to the falling edge of CAS for Early-Write cycles and to the falling edge of WE for Delayed-Write or Read-Modify-Write cycles.

Read-Modify-Write Cycle

Symbol	Parameter	-60		-7	70	11-:4	
		Min.	Max.	Min.	Max.	Unit	Notes
t _{RWC}	Read-Modify-Write Cycle Time	145		175	_	ns	
t _{RWD}	RAS to WE Delay Time	80	_	90	_	ns	1
t _{CWD}	CAS to WE Delay Time	35	_	40	_	ns	1, 2
t _{AWD}	Column Address to WE Delay Time	50	_	55	_	ns	1
t _{OEH}	OE Command Hold Time	15		15		ns	3

- 1. twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD}, t_{CWD}, and t_{AWD} apply to Read-Modify-Write cycles. If twcs ≥ t_{WCS}(min), the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ t_{CWD}(min), and t_{AWD} ≥ t_{AWD}(min), the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
- 2. The first CASx edge to transition low.
- Late-Write and Read-Modify-Write cycles must have both t_{OEZ} and t_{OEH} satisfied (OE high during Write cycle) in order to insure
 that the output buffers will be in high impedance during the Write cycle. The data I/O pins will remain in high impedance until the
 next valid Read cycle.

82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 7 of 25

9006146 0003014 745



Read Cycle

Symbol	Parameter	-(60	-7	70	_ Linit	Notes
Оуппоот	Farameter	Min.	Max.	Min.	Max.	Unit	
t _{RAC}	Access Time from RAS	_	60	_	70	ns	1, 2
t _{CAC}	Access Time from CAS	_	15	_	18	ns	2, 3, 4, 5
t _{AA}	Access Time from Address		30	_	35	ns	2, 5, 6
t _{OEA}	Access Time From OE	_	15	_	18	ns	2, 7
t _{RCS}	Read Command Setup Time	0	_	0		ns	8
t _{RCH}	Read Command Hold Time to CAS	0	_	0	_	ns	9, 10
t _{RRH}	Read Command Hold Time to RAS	0	_	0	_	ns	9
t _{RAL}	Column Address to RAS Lead Time	30		35		ns	<u> </u>
t _{CLZ}	CAS to Output in Low-Z	0	_	0	–	ns	4
t OFF	Output Buffer Turn-Off Delay From CAS	0	15	0	15	ns	4, 11, 12
t _{OEZ}	Output Buffer Turn-Off Delay From OE	0	15	0	15	ns	11, 12, 1

- 1. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, then t_{RAC} will exceed the value shown.
- 2. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 3. Assumes that $t_{RCD} \ge t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$.
- Output parameter (I/Ox) is referenced to corresponding CAS input; I/O0 by CAS0, I/O1 by CAS1, I/O2 by CAS2, and I/O3 by CAS3.
- 5. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
- 6. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \ge t_{RAD}(max)$.
- 7. If $\overline{\text{OE}}$ is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.
- 8. The first CASx edge to transition low.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
- 10. The last CASx edge to transition high.
- 11. t_{OFF}(max) and t_{OEZ}(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 12. The I/O pins go into high impedance during Read cycles once toez or toff occurs. If CASx goes high first, OE becomes a "don't care". If OE goes HIGH and CASx stays low, OE is not a "don't care", and the I/Os will provide the previously read data if OE is taken back low (while CASx remains low).
- 13. All I/Os controlled, regardless of CASx.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

SA14-4218-05 Revised 6/96

Page 8 of 25

- 9006146 0003015 981 **-**

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	-€	-60		-70		
- Cyllibol		Min.	Max.	Min.	Max.	Unit	Notes
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	85	_	90	_	ns	1

Fast Page Mode Cycle

Symbol	Parameter	-1	-60		-70		
		M in.	Max.	Min.	Max.	Unit	Notes
t _{PC}	Fast Page Mode Cycle Time	40	_	40	_	ns	1
t _{RASP}	Fast Page Mode RAS Pulse Width	60	100K	70	100K	ns	2
t _{CPA}	Access Time from CAS Precharge		35		40	ns	3, 4

- 1. Last rising CASx edge to the next cycle's last rising CASx edge.
- 2. $t_{\mbox{\scriptsize RASP}}$ defines $t_{\mbox{\scriptsize RAS}}$ in fast page mode cycles.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- Output parameter (I/Ox) is referenced to corresponding CAS input; I/O0 by CAS0, I/O1 by CAS1, I/O2 by CAS2, and I/O3 by CAS3.

Refresh Cycle

Symbol	Parameter	-6	-60		-70			
		Min.	Max.	Min.	Max.	Unit	Notes	
t _{CSR}	CAS Setup Time (CAS before RAS Refresh)		10	_	10	_	ns	1, 2
t _{CHR}	CAS Hold Time (CAS before RAS Refresh)		10	_	10	_	ns	1, 3
t _{WRP}	WE Setup Time (CAS before RAS Refresh)		10	_	10	_	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh)		10	_	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	e	0	_	0	_	ns	
	Potrock paried	SP version	_	16	_	16		
t _{REF}	Refresh period LP version	_	128	_	128	ms	4	

- 1. Enables on-chip refresh and address counters.
- 2. The first CASx edge to transition low.
- 3. The last CASx edge to transition high.
- 4. 1024 cycles.

82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 9 of 25

9006146 0003016 818 📟



Self Refresh Cycle - Low Power version only

Symbol	Parameter	-6	-60		-70		
		Min.	Max.	Min.	Max.	Units	Notes
t _{RASS}	RAS Pulse Width (Self Refresh)	100	_	100	_	μs	1,2
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	110		130	_	ns	1
t _{CHD}	CAS Hold Time During Self Refresh Cycle	10	_	10	_	ns	1

^{1.} When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in a ROR manner over the refresh interval, then a full burst of all row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh. If row addresses are being refreshed in a CBR-Burst manner over the refresh interval (i.e. burst of 8), then upon exiting from Self Refresh the user must conform to whatever refresh (i.e. burst of 8) method that was being used prior to entering Self Refresh.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.


Page 10 of 25

-- 9006146 0003017 754 **--**

^{2.} I/O pins will go into high impedance after 100µs.



Read Cycle



82F6673 SA14-4218-05 Revised 6/96


©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 11 of 25

- 9006146 0003018 690 **-**



Write Cycle (Early Write)




©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 12 of 25

9006146 0003019 527



Write Cycle (Delayed Write)



82F6673 SA14-4218-05 Revised 6/96


©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 13 of 25

= 9006146 0003020 249



Read-Modify-Write Cycle




©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 14 of 25

-- 9006146 0003021 185 **--**



Fast Page Mode Read Cycle



82F6673 SA14-4218-05 Revised 6/96


©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 15 of 25

9006146 0003022 011 **1**



Fast Page Mode Write Cycle



OE = DON'T CARE




©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 16 of 25

■ 9006146 0003023 T58 ■



Fast Page Mode Read-Modify-Write Cycle




82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 17 of 25



RAS Only Refresh Cycle




©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 18 of 25

9006146 0003025 820



CAS Before RAS Refresh Cycle




82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 19 of 25



Hidden Refresh Cycle (Read)




©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 20 of 25

9006146 0003027 6T3 🖿



Hidden Refresh Cycle (Write)



82F6673 SA14-4218-05 Revised 6/96


©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 21 of 25

■ 9006146 0003028 53T 🖿



Self Refresh Cycle (Sleep Mode) - Low Power version only





*Any one CAS (CASO, CAS1, CAS2, or CAS3) can initiate a Self Refresh cycle.

NOTE: Address and OE are "H" or "L"
Once RAS (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.


Page 22 of 25


9006146 0003029 476






Package Dimensions (300 mil; 26/24 lead; Small Outline J-Lead)







NOTE: All dimensions are in millimeters; Packages diagrams are not drawn to scale.

82F6673 SA14-4218-05 Revised 6/96


©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.


Page 23 of 25


9006146 0003030 198 **5**




Package Dimensions (300 mil; 26/24 lead; Thin Small Outline Package)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.

82F6673 SA14-4218-05 Revised 6/96

Page 24 of 25

■ 9006146 0003031 024 **■**



Revision Log

Revision	Contents of Modification
01/05/95	Initial Release
1/17/95	1. t _{RPC} , t _{CSR} , t _{CHR} removed from CAS Before RAS Refresh Cycle timing diagram (end of cycle only). t _{LCH} removed from timing. CASO changed to CASW and specified as "Don't Care" after t _{CHR} . CAS3 changed to CASX,Y,Z and specified as "Don't Care". t _{CRP} added to CAS timings.
	Packaging diagram updated.
	Low Power with Self Refresh option was added to the spec. along with the Low Power retention time and Standby currents.
	3. Truth Table was added.
	4. V _{IN} and V _{OUT} were added to the Absolute Maximum Ratings table.
40/40/05	5. t _{CAH} was changed from 15ns to 10ns for the -70 speed sort.
12/10/95	6. t _{DH} was reduced from 15ns to 12ns for the -60 speed sort.
	7. t _{CHS} was removed from the Self Refresh Cycle.
	8. t _{CHD} was added to the Self Refresh Cycle with a value of 10ns for all speed sorts.
	 The Self Refresh timing diagram was changed to allow CAS to go high t_{CHD} (10ns) after RAS falls entering a Self Refresh.
	10. The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.
5/06/96	Corrected Read Cycle timing diagram.
5/06/96	Corrected package information in "Features" section.
	Add Die Revision G part numbers.
6/13/96	2. Add Hidden Refresh (Write) timing diagram.
	3. Corrected CAS naming convention in CBR/Self Refresh timing diagram.

82F6673 SA14-4218-05 Revised 6/96

©IBM Corporation, 1996. All rights reserved. Use is further subject to the provisions at the end of this document.

Page 25 of 25