

Preliminary

1M x 4 10/10 QUAD CAS EDO DRAM

Features

- 1,048,576 word by 4 bit organization
- QUAD $\overline{\text{CAS}}$ Parity
- Extended Data Out (Hyper Page) Mode
- 1024 Refresh Cycles
 - 16 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- High Performance:

Parameter		-60	-70
t_{RAC}	$\overline{\text{RAS}}$ Access Time	60 ns	70 ns
t_{CAC}	$\overline{\text{CAS}}$ Access Time	15 ns	18 ns
t_{AA}	Column Address Access Time	30 ns	35 ns
t_{RC}	Cycle Time	104 ns	124 ns
t_{HPC}	EDO (Hyper Page) Mode Cycle Time	25 ns	30 ns

- Power Supply: 3.3V $\pm$ 0.3V or 5.0V $\pm$ 0.5V
- Standard Power (SP) and Low Power (LP)
- Low Power Dissipation
 - Active (max)
 - 95 mA / 80 mA (3.3V)
 - 85 mA / 70 mA (5.0V)
 - Standby Current: TTL Inputs (max)
 - 2.0 mA (SP version)
 - 1.0 mA (LP version)
 - Standby Current: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.15 mA (LP version)
- $\overline{\text{RAS}}$ Only, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$, Hidden Refreshing
- Self Refresh (LP version only)
- Packages: SOJ-26/24 (300mil)
TSOP-26/24 (300mil)

Description

The IBM014445 is a Quad $\overline{\text{CAS}}$ Extended Data Out Mode dynamic RAM organized 1,048,576 words by 4 bits. Each of the four $\overline{\text{CAS}}$ pins uniquely controls the write operation to a corresponding I/O pin, much in the same manner as the write per bit function. This device was designed with memory parity systems in mind and can be a cost effective solution in that it replaces four 1M x 1 or two 2M x 2 DRAM devices. The devices are fabricated in IBM's 4M-bit Shrink 3 CMOS silicon gate technology. The circuits and process have been designed to provide high perfor-

mance, low power dissipation, and high reliability. The devices operate with a 5.0V $\pm$ 0.5V or 3.3V $\pm$ 0.3V power supply and are offered in a plastic 26/24 pin 300mil SOJ or TSOP package. Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle (CBR) that internally generates the refresh address. $\overline{\text{RAS}}$ - only refresh cycles can also refresh all memory locations. Self-Refresh mode is included as a standard feature for the Low Power devices (IBM014445M and IBM014445P). All low power devices support Extended Data Retention of 128 ms, eight times (8x) the retention supported by IBM's standard power devices.

Pin Assignments

I/O0	1	26	Vss
I/O1	2	25	I/O3
$\overline{\text{WE}}$	3	24	I/O2
$\overline{\text{RAS}}$	4	23	$\overline{\text{CAS3}}$
$\overline{\text{CAS0}}$	5	22	$\overline{\text{OE}}$
$\overline{\text{CAS1}}$	6	21	$\overline{\text{CAS2}}$
A9	8	19	NC
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
Vcc	13	14	A4


Pin Description

A0 - A9	Address Input
I/O0 - I/O3	Data Input/Output
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
Vcc	Power (5.0 V or 3.3V)
Vss	Ground

Ordering Information

Part Number	SP / LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM014445J1 -60	SP	No	5.0V	60ns	300mil SOJ 26/24	1
IBM014445J1 -70	SP	No	5.0V	70ns	300mil SOJ 26/24	1
IBM014445BJ1 -60	SP	No	3.3V	60ns	300mil SOJ 26/24	1
IBM014445BJ1 -70	SP	No	3.3V	70ns	300mil SOJ 26/24	1
IBM014445MJ1 -60	LP	Yes	5.0V	60ns	300mil SOJ 26/24	1
IBM014445MJ1 -70	LP	Yes	5.0V	70ns	300mil SOJ 26/24	1
IBM014445PJ1 -60	LP	Yes	3.3V	60ns	300mil SOJ 26/24	1
IBM014445PJ1 -70	LP	Yes	3.3V	70ns	300mil SOJ 26/24	1
IBM014445MT1 -60	LP	Yes	5.0V	60ns	300mil TSOP 26/24	1
IBM014445MT1 -70	LP	Yes	5.0V	70ns	300mil TSOP 26/24	1
IBM014445PT1 -60	LP	Yes	3.3V	60ns	300mil TSOP 26/24	1
IBM014445PT1 -70	LP	Yes	3.3V	70ns	300mil TSOP 26/24	1
1. SP = Standard Power version (IBM014445 and IBM014445B); LP = Low Power version (IBM014445M and IBM014445P)						

Block Diagram



Truth Table

Function		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Row Address	Col. Address	I/O0 - I/O3
Standby		H	H→X	X	X	X	X	High Impedance
Read		L	L	H	L	Row	Col.	Data Out
Early-Write		L	L	L	X	Row	Col.	Data In
Delayed-Write		L	L	H→L	H	Row	Col.	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col.	Data Out, Data In
Extended Data Out (Hyper Page) Mode Read	1st Cycle	L	H→L	H	L	Row	Col.	Data Out
	2nd Cycle	L	H→L	H	L	N/A	Col.	Data Out
Extended Data Out (Hyper Page) Mode Write	1st Cycle	L	H→L	L	X	Row	Col.	Data In
	2nd Cycle	L	H→L	L	X	N/A	Col.	Data In
Extended Data Out (Hyper Page) Mode Read-Modify-Write	1st Cycle	L	H→L	H→L	L→H	Row	Col.	Data Out, Data In
	2nd Cycle	L	H→L	H→L	L→H	N/A	Col.	Data Out, Data In
RAS-Only Refresh		L	H	X	X	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	H	X	X	N/A	High Impedance
Hidden Refresh Read		L→H→L	L	H	L	Row	Col.	Data Out
Hidden Refresh Write		L→H→L	L	H	X	Row	Col.	Data In
Self Refresh (LP version only)		H→L	L	L	H	X	X	X

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt Device	5.0 Volt Device		
V _{CC}	Power Supply Voltage	-0.5 to +4.1	-1.0 to +6.0	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	V	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	V	1
T _A	Operating Temperature	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
P _D	Power Dissipation	1.0	1.0	W	1
I _{OUT}	Short Circuit Output Current	20	50	mA	1
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.					

Recommended DC Operating Conditions (T_A=0 to 70°C)

Symbol	Parameter	3.3 Volt Device			5.0 Volt Device			Units	Notes
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{CC}	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	V	1
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.3	2.4	—	V _{CC} + 0.5	V	1
V _{IL}	Input Low Voltage	-0.3	—	0.8	-0.5	—	0.8	V	1
1. All voltages referenced to V _{SS} =0V.									

Capacitance (T_A=25°C, f=1MHz, V_{CC}= 3.3V ± 0.3V or V_{CC}= 5.0V ± 0.5V)

Symbol	Parameter	Min.	Max	Units	Notes
C _{I1}	Input Capacitance (Addresses)	—	5	pF	1
C _{I2}	Input Capacitance (RAS, CAS, WE, OE)	—	7	pF	1
C _O	Output Capacitance (I/O's)	—	7	pF	1
1. Input capacitance measurements made with rise time shift method with RAS and CAS = V _{IH} to disable output.					

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ or $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

Symbol	Parameter		3.3 Volt Device		5.0 Volt Device		Units	Notes
			Min.	Max.	Min.	Max.		
I_{CC1}	Operating Current Average Power Supply Operating Current (RAS and CAS Cycling: $t_{RC} = t_{RC \text{ min.}}$)	-60	—	95	—	85	mA	1,2,3,4
		-70	—	80	—	70		
I_{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS $\geq V_{IH \text{ min}}$)	SP version	—	2.0	—	2.0	mA	4
		LP version	—	1.0	—	1.0		
I_{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS $\geq V_{IH \text{ min}}$: $t_{RC} = t_{RC \text{ min}}$)	-60	—	95	—	85	mA	1,3,4
		-70	—	80	—	70		
I_{CC4}	Extended Data Out (Hyper Page) Mode Current Average Power Supply Current, EDO Mode (RAS = $V_{IL \text{ min}}$, CAS Cycling, $t_{HPC} = t_{HPC \text{ min}}$)	-60	—	65	—	60	mA	1,2,3,4
		-70	—	65	—	60		
I_{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS $\geq V_{IH}$)	SP version	—	1.0	—	1.0	mA	5, 6
		LP version	—	0.15	—	0.15		
I_{CC6}	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS Cycling, CAS before RAS, $t_{RC} = t_{RC \text{ min}}$)	-60	—	95	—	85	mA	1,3,4,7
		-70	—	80	—	70		
I_{CC7}	Self Refresh Current, LP version only Average Power Supply Current during Self Refresh (CBR cycle with RAS $\geq t_{RAS}$ (min))	—	—	170	—	170	μA	5,6
I_{CC8}	Battery Backup Refresh Current, LP version only Average Power Supply Current during Battery Backup refresh (CAS $\leq V_{IL}$, $\overline{WE} \geq V_{IH}$, $t_{RAS} \leq 1\mu\text{Sec}$, $t_{RC} = 125\mu\text{Sec}$)	—	—	300	—	300	μA	5,6,8
I_{CC9}	Standby Current Standby current with Output's enabled (RAS $\geq V_{IH}$ (min) and CAS $\leq V_{IL}$ (max))	—	—	5	—	5	mA	4,9
$I_{I(L)}$	Input Leakage Current, any input ($0.0 \leq V_{IN} \leq (V_{CC} + 1.0\text{V})$) for 5.0V, or ($0.0 \leq V_{IN} \leq (V_{CC} + 0.3\text{V})$) for 3.3V. All Other Pins Not Under Test = 0V	-10	-10	+10	-10	+10	μA	
$I_{O(L)}$	Output Leakage Current (D_{OUT} is disabled, $0.0 \leq V_{OUT} \leq V_{CC \text{ max}}$)	-10	-10	+10	-10	+10	μA	
V_{OH}	Output Level (TTL) Output "H" Level Voltage ($I_{OUT} = -5\text{mA}$ for 5.0V, or $I_{OUT} = -2\text{mA}$ for 3.3V)	2.4	2.4	V_{CC}	2.4	V_{CC}	V	
V_{OL}	Output Level (TTL) Output "L" Level Voltage ($I_{OUT} = +4.2\text{mA}$ for 5.0V, or $I_{OUT} = +2\text{mA}$ for 3.3V)	0.0	0.0	0.4	0.0	0.4	V	

1. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} depend on cycle rate.

2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

3. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.

4. All I/O and other input pins must be $\leq V_{IL \text{ (max)}}$ or $\geq V_{IH \text{ (min)}}$.

5. ($(V_{CC} - 0.2\text{V} \leq V_{IH} \leq V_{CC} + 0.5\text{V})$ and $(0.0\text{V} \leq V_{IL} \leq 0.2\text{V})$) for 5.0V, or ($(V_{CC} - 0.2\text{V} \leq V_{IH} \leq V_{CC} + 0.3\text{V})$ and $(0.0\text{V} \leq V_{IL} \leq 0.2\text{V})$) for 3.3V.

6. All other I/O and other inputs at V_{IH} or V_{IL} .

7. Enables on-chip refresh and address counters.

8. 1024 rows at $128\mu\text{s} = 128\text{ms}$.

9. Assumes no resistive loads on I/O pins.

AC Characteristics ($T_A=0$ to $+70^{\circ}\text{C}$)

1. An initial pause of 100 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles or 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles.
2. AC measurements assume $t_f=2\text{ns}$.
3. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_H and V_{IL} (or between V_{IL} and V_{IH}).
4. In addition to meeting the transition rate specification, all input signals must transit between V_H and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
5. If $\overline{\text{OE}}$ is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.
6. If both $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = V_{IH}$, then the data I/O's will be high impedance.
7. If $\overline{\text{CAS}} = V_{IL}$, then the data I/O's may contain data from the last valid Read cycle.
8. Measured with a load equivalent to 2 TTL loads and 100pF.

Read, Write, Read-Modify-Write and Ref. Cycles (Common Parameters)

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RC}	Random Read or Write Cycle Time	104	—	124	—	ns	
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	40	—	50	—	ns	
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	ns	2,2
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	60	10K	70	10K	ns	
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	10	10K	12	10K	ns	3
t_{ASR}	Row Address Setup Time	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	ns	
t_{ASC}	Column Address Setup Time	0	—	0	—	ns	4
t_{CAH}	Column Address Hold Time	10	—	10	—	ns	4
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	14	45	14	50	ns	4,5
t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	12	30	12	35	ns	6
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	10	—	12	—	ns	7
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	50	—	55	—	ns	8
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	ns	8
t_{CLCH}	Last $\overline{\text{CAS}}$ Going Low to First $\overline{\text{CAS}}$ to Return High	10	—	10	—	ns	9
t_{OED}	$\overline{\text{OE}}$ to D_{IN} Delay Time	15	—	20	—	ns	10

1. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
2. If $\overline{\text{CASx}}$ is Low at the falling edge of $\overline{\text{RAS}}$, the corresponding I/O output will be maintained from the previous cycle. To initiate a new cycle and clear the I/O buffers, $\overline{\text{CAS}}$ must be pulsed High for t_{CP} .
3. Each $\overline{\text{CASx}}$ must meet the minimum pulse width.
4. The first $\overline{\text{CASx}}$ edge to transition low.
5. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled by t_{AC} .
6. Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AC} .
7. Last $\overline{\text{CASx}}$ to go low.
8. The last $\overline{\text{CASx}}$ edge to transition high.
9. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
10. Either t_{CDD} or t_{OED} must be satisfied.
11. Either t_{DZC} or t_{DZO} must be satisfied.
12. AC measurements assume $t_f=2\text{ns}$.

Read, Write, Read-Modify-Write and Ref. Cycles (Common Parameters)

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{DZO}	OE Delay Time From D_{IN}	0	—	0	—	ns	11
t_{DZC}	CAS Delay Time From D_{IN}	0	—	0	—	ns	11
t_T	Transition Time (Rise and Fall)	2	30	2	30	ns	12

1. Last rising $\overline{CASx}$ edge to first falling $\overline{CASx}$ edge.
2. If $\overline{CASx}$ is Low at the falling edge of RAS, the corresponding I/Ox output will be maintained from the previous cycle. To initiate a new cycle and clear the I/O buffers, CAS must be pulsed High for t_{CP} .
3. Each $\overline{CASx}$ must meet the minimum pulse width.
4. The first $\overline{CASx}$ edge to transition low.
5. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled by t_{AC} .
6. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
7. Last $\overline{CASx}$ to go low.
8. The last $\overline{CASx}$ edge to transition high.
9. Last falling $\overline{CASx}$ edge to first rising $\overline{CASx}$ edge.
10. Either t_{CDD} or t_{OED} must be satisfied.
11. Either t_{DZC} or t_{DZO} must be satisfied.
12. AC measurements assume $t_T=2\text{ns}$.

Write Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{WCS}	Write Command Set Up Time	0	—	0	—	ns	1,2,3
t_{WCH}	Write Command Hold Time	10	—	12	—	ns	3,4
t_{WP}	Write Command Pulse Width	10	—	12	—	ns	3
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	10	—	12	—	ns	
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	10	—	12	—	ns	5
t_{DS}	D_{IN} Setup Time	0	—	0	—	ns	6,7
t_{DH}	D_{IN} Hold Time	10	—	12	—	ns	6,7

1. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD} , t_{CWD} , and t_{AWD} apply to Read-Modify-Write cycles. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, and $t_{AWD} \geq t_{AWD}(\min)$, the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
2. The first $\overline{CASx}$ edge to transition low.
3. Parameter t_{WP} is applicable for a Delayed-Write cycle such as a Read-Write or Read-Modify-Write cycle. For Early-Write cycles, both t_{WCS} and t_{WCH} must be met.
4. Last $\overline{CASx}$ to go low.
5. The last $\overline{CASx}$ edge to transition high.
6. Output parameter (I/Ox) is referenced to corresponding $\overline{CAS}$ input; I/O0 by $\overline{CAS0}$, I/O1 by $\overline{CAS1}$, I/O2 by $\overline{CAS2}$, and I/O3 by $\overline{CAS3}$.
7. These parameters are referenced to the falling edge of $\overline{CAS}$ for Early-Write cycles and to the falling edge of $\overline{WE}$ for Delayed-Write or Read-Modify-Write cycles.

Read Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RAC}	Access Time from $\overline{RAS}$	—	60	—	70	ns	1,2
t_{CAC}	Access Time from $\overline{CAS}$	—	15	—	18	ns	2,3,4,5
t_{AA}	Access Time from Address	—	30	—	35	ns	2,5,6
t_{OEA}	Access Time From $\overline{OE}$	—	15	—	18	ns	2,7
t_{RCS}	Read Command Setup Time	0	—	0	—	ns	8
t_{RCH}	Read Command Hold Time to $\overline{CAS}$	0	—	0	—	ns	9,10
t_{RRH}	Read Command Hold Time to $\overline{RAS}$	0	—	0	—	ns	9
t_{RAL}	Column Address to $\overline{RAS}$ Lead Time	30	—	35	—	ns	
t_{CLZ}	$\overline{CAS}$ to Output in Low-Z	0	—	0	—	ns	2,4
t_{OFF}	Output Buffer Turn-Off Delay	0	15	0	15	ns	4,11,12,13
t_{OEZ}	Output Buffer Turn-Off Delay From $\overline{OE}$	0	15	0	15	ns	12,13,14
t_{CDD}	$\overline{CAS}$ to D_{IN} Delay Time	15	—	20	—	ns	15
t_{OES}	$\overline{OE}$ Setup Time prior to $\overline{CAS}$	5	—	5	—	ns	
t_{ORD}	$\overline{OE}$ Setup Time prior to $\overline{RAS}$ (Hidden Refresh)	0	—	0	—	ns	

1. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, then t_{RAC} will exceed the value shown.
2. Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
3. Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$.
4. Output parameter (I/Ox) is referenced to corresponding $\overline{CAS}$ input; I/O0 by $\overline{CAS0}$, I/O1 by $\overline{CAS1}$, I/O2 by $\overline{CAS2}$, and I/O3 by $\overline{CAS3}$.
5. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
6. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \geq t_{RAD(max)}$.
7. If $\overline{OE}$ is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.
8. The first $\overline{CASx}$ edge to transition low.
9. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
10. The last $\overline{CASx}$ edge to transition high.
11. t_{OFF} is referenced from the rising edge of $\overline{RAS}$ or $\overline{CAS}$, which ever is last.
12. $t_{OFF(max)}$ and $t_{OEZ(max)}$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
13. The I/O pins go into high impedance during Read cycles once t_{OEZ} or t_{OFF} occurs. If $\overline{CASx}$ goes high first, $\overline{OE}$ becomes a "don't care". If $\overline{OE}$ goes HIGH and $\overline{CASx}$ stays low, $\overline{OE}$ is not a "don't care", and the I/Os will provide the previously read data if $\overline{OE}$ is taken back low (while $\overline{CASx}$ remains low).
14. All I/Os controlled, regardless of $\overline{CASx}$.
15. Either t_{CDD} or t_{OED} must be satisfied.

Read-Modify-Write Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RWC}	Read-Modify-Write Cycle Time	135	—	162	—	ns	
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time	79	—	90	—	ns	1
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time	34	—	40	—	ns	1,2
t_{AWD}	Column Address to $\overline{WE}$ Delay Time	49	—	55	—	ns	1
t_{OEh}	$\overline{OE}$ Command Hold Time	10	—	12	—	ns	3

- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD} , t_{CWD} , and t_{AWD} apply to Read-Modify-Write cycles. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
- The first $\overline{CASx}$ edge to transition low.
- Late-Write and Read-Modify-Write cycles must have both t_{OEZ} and t_{OEh} satisfied ($\overline{OE}$ high during Write cycle) in order to insure that the output buffers will be in high impedance during the Write cycle. The data I/O pins will remain in high impedance until the next valid Read cycle.

Extended Data Out (Hyper Page) Mode Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{HCAS}	EDO (Hyper Page) Mode $\overline{CAS}$ Pulse Width	10	10k	12	10k	ns	
t_{HPC}	EDO (Hyper Page) Mode Cycle Time (Read/Write)	25	—	30	—	ns	1
t_{HPRWC}	EDO (Hyper Page) Mode Read Modify Write Cycle Time	60	—	72	—	ns	1
t_{DOH}	Data-out Hold Time from $\overline{CAS}$	5	—	5	—	ns	
t_{WHZ}	Output buffer Turn-Off Delay from $\overline{WE}$	0	10	0	15	ns	
t_{WPZ}	$\overline{WE}$ Pulse Width to Output Disable at $\overline{CAS}$ High	10	—	10	—	ns	
t_{CPRH}	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	35	—	40	—	ns	
t_{CPA}	Access Time from $\overline{CAS}$ Precharge	—	35	—	40	ns	2,3
t_{RASP}	EDO (Hyper Page) Mode $\overline{RAS}$ Pulse Width	60	100K	70	100K	ns	4
t_{OEP}	$\overline{OE}$ High Pulse Width	10	—	10	—	ns	
t_{OEHC}	$\overline{OE}$ High Hold Time from $\overline{CAS}$ High	10	—	10	—	ns	

- Last rising $\overline{CASx}$ edge to next cycle's last rising $\overline{CASx}$ edge.
- Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and V_{OH} .
- Output parameter (I/Ox) is referenced to corresponding $\overline{CAS}$ input; I/O0 by $\overline{CAS0}$, I/O1 by $\overline{CAS1}$, I/O2 by $\overline{CAS2}$, and I/O3 by $\overline{CAS3}$.
- t_{RASP} defines t_{RAS} in EDO (Hyper Page) mode cycles.

Refresh Cycle

Symbol	Parameter		-60		-70		Units	Notes
			Min.	Max.	Min.	Max.		
t _{CSR}	CAS Setup Time (CAS before RAS Refresh)		5	—	5	—	ns	1,2
t _{CHR}	CAS Hold Time (CAS before RAS Refresh)		10	—	10	—	ns	1,3
t _{WRP}	WE Setup Time (CAS before RAS Refresh)		10	—	10	—	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh)		10	—	10	—	ns	
t _{RPC}	RAS Precharge to CAS Hold Time		0	—	0	—	ns	
t _{REF}	Refresh period	SP version	—	16	—	16	ms	4
		LP version	—	128	—	128		


1. Enables on-chip refresh and address counters.
2. The first CASx edge to transition low.
3. The last CASx edge to transition high.
4. 1024 cycles.

Self Refresh Cycle - Low Power version only


Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RASS}	RAS Pulse Width (Self Refresh)	100	—	100	—	μ s	1,2
t_{RPS}	RAS Precharge Time During Self Refresh Cycle	110	—	130	—	ns	1
t_{CHD}	CAS Hold Time During Self Refresh Cycle	10	—	10	—	ns	1

1. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in a ROR manner over the refresh interval, then a full burst of all row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh. If row addresses are being refreshed in a CBR-Burst manner over the refresh interval (i.e. burst of 8), then upon exiting from Self Refresh the user must conform to whatever refresh (i.e. burst of 8) method that was being used prior to entering Self Refresh.
2. I/O pins will go into high impedance after 100 μ s.


Read Cycle



Write Cycle (Early Write)




Write Cycle (Delayed Write)




■ : "H" or "L"


Read-Modify-Write Cycle




EDO (Hyper Page) Mode Read Cycle



EDO (Hyper Page) Mode Read Cycle ($\overline{\text{OE}}$ Control)




EDO (Hyper Page) Mode Read Cycle (WE Control)



■ : "H" or "L"

NOTE 1: Implementing $\overline{WE}$ at $\overline{RAS}$ time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


EDO (Hyper Page) Mode Early Write Cycle

 $\overline{OE}$ = DON'T CARE

: "H" or "L"

NOTE 1: Implementing $\overline{WE}$ at $\overline{RAS}$ time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


EDO (Hyper Page) Mode Late Write Cycle



: "H" or "L"

NOTE 1: Implementing $\overline{WE}$ at $\overline{RAS}$ time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


EDO (Hyper Page) Mode Read Modify Write Cycle



■ : "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

EDO (Hyper Page) Mode Read and Write Cycle



The timing diagram illustrates the relationship between the RAS, CAS0, and CAS3 signals and the Address bus during a row address strobe (RAS) event. The signals are shown as digital waveforms with high (V_{IH}) and low (V_{IL}) levels. The Address bus is shown as a shaded area with a "Row" label. The I/O0 and I/O3 signals are shown as a single line with a "Hi-Z" (high-impedance) state.

Key timing parameters are indicated by arrows:

- t_{RC} : RAS to Column Strobe (CAS0) delay.
- t_{RP} : RAS pulse width.
- t_{RAS} : RAS to Column Strobe (CAS0) delay.
- t_{CRP} : Column Strobe (CAS0) to RAS delay.
- t_T : RAS to Column Strobe (CAS0) delay.
- t_{RPC} : RAS to Column Strobe (CAS0) delay.
- t_{CRP} : Column Strobe (CAS0) to RAS delay.
- t_{ASR} : Address Strobe (RAS) to Row Address delay.
- t_{RAH} : Row Address to Address Strobe (RAS) delay.


: "H" or "L"

77H9921
SA14-4246-00
Revised 2/96

Page 23 of 30

9006146 0003055 568

CAS Before RAS Refresh Cycle




A0-A9 = DON'T CARE

$\overline{OE}$ = DON'T CARE


■ : "H" or "L"

*Any one CAS (CAS0, CAS1, CAS2, or CAS3) can initiate a CBR cycle.

Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)




The diagram illustrates the timing for a Self Refresh cycle. The signals and their timing parameters are as follows:

- RAS**: Active low signal. Timing parameters include t_{RPC} (RAS pulse width), t_{CSR} (RAS to CAS setup), t_{CHD} (RAS to CAS hold), t_{CRP} (RAS to CAS recovery), t_{RPS} (RAS pulse width), and t_{RASS} (RAS to Self Refresh setup).
- CAS0, CAS1, CAS2, CAS3**: Active low signals. Timing parameters include t_{CP} (CAS pulse width), t_{CHD} (CAS to Data Hold), t_{CRP} (CAS to Data Recovery), and t_{WRH} (Write Enable to Data Hold).
- WE**: Active low signal. Timing parameters include t_{WRP} (Write Enable pulse width) and t_{WRH} (Write Enable to Data Hold).
- I/O0-3**: Data bus. Timing parameters include t_{OH} (Output Hold) and t_{OL} (Output Low).





The diagram shows the relationship between these signals during a Self Refresh cycle, with shaded areas indicating active periods and dashed lines indicating setup and hold times.

Once $\overline{\text{RAS}}$ (min) is provided and $\overline{\text{RAS}}$ remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."

Package Dimensions (300 mil; 26/24 lead; Small Outline J-Lead)



NOTE: All dimensions are in millimeters; Packages diagrams are not drawn to scale.

Package Dimensions (300 mil; 26/24 lead; Thin Small Outline Package)

NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

IBM014445M IBM014445
IBM014445P IBM014445B
1M x 4 10/10 QUAD CAS EDO DRAM

Preliminary

Revision Log

Revision	Contents of Modification
2/27/96	Initial Release