#### 16M x 4 12/12 DRAM

#### **Features**

- 16,777,216 word by 4 bit organization
- Single 3.3 ± 0.3V power supply
- · Fast Page Mode
- CAS before RAS Refresh
  - 4096 cycles/Retention Time
- RAS only Refresh
  - 4096 cycles/Retention Time
- 64ms Standard Power (SP) Retention Time
- · Hidden Refresh
- · Read-Modify-Write

#### · Performance:

		-50	-60
t <sub>RAC</sub>	RAS Access Time	50ns	60ns
t <sub>CAC</sub>	CAS Access Time	13ns	15ns
t <sub>AA</sub>	Column Address Access Time	25ns	30ns
t <sub>RC</sub>	Cycle Time	90ns	110ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	35ns	40ns


- Max. Power Dissipation (-50)
  - Active: 522mW
  - Standby (SP version): 2.0 mA
- Package: SOJ-32(400mil), TSOP-32(400mil)

### **Description**

The IBM0165400B is a dynamic RAM organized 16,777,216 words by 4 bits. This device is fabricated in IBM's most advanced CMOS silicon gate process technology. The circuit and process design allow this DRAM to achieve high performance and low power dissipation. The IBM0165400B operates with a single  $3.3\pm0.3V$  power supply, and interfaces directly with either TTL or CMOS levels. The 24 addresses required to access any bit of data are

multiplexed (12 are strobed with  $\overline{RAS}$ , 12 are strobed with  $\overline{CAS}$ ). They are packaged in a 32 pin plastic SOJ (400mil×825mil), and a 32 pin plastic TSOP type II (400mil×825mil).

#### Pin Assignments (Top View)



#### **Pin Description**

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/write Input
A0 - A11	Address Inputs
ŌĒ	Output Enable
I/O0 - I/O3	Data Input/output
V <sub>cc</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground


88H2005 GA15-5142-00 Revised 4/97



### **Ordering Information**

Part Number	Power	Self Refresh	Power Supply	Speed	Package	Notes
IBM0165400BJ3-50	SP	No	3.3V	50ns	400mil SOJ 32	1
IBM0165400BJ3-60	SP	No	3.3V	60ns	400mil SOJ 32	1
IBM0165400BT3-50	SP	No	3.3V	50ns	400mil TSOP 32	1
IBM0165400BT3-60	SP	No	3.3V	60ns	400mil TSOP 32	1

### **Block Diagram**





### **Truth Table**

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	I/O0 - I/O3
Standby		Н	Н→Х	Χ	Х	Х	Х	High Impedance
Read		L	L	Н	L	Row	Col.	Data Out
Early-Write		L	L	L	Х	Row	Col.	Data In
Delayed-Write		L	L	H→L	Н	Row	Col.	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col.	Data Out, Data In
Fast Page Mode	1st Cycle	L	H→L	Н	L	Row	Col.	Data Out
Read	2nd Cycle	L	H→L	Н	L	N/A	Col.	Data Out
Fast Page Mode	1st Cycle	L	H→L	L	Х	Row	Col.	Data In
Write	2nd Cycle	L	H→L	L	Х	N/A	Col.	Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	L→H	Row	Col.	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col.	Data Out, Data In
RAS-Only Refresh		L	Н	Χ	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	X	N/A	High Impedance
III.I. D. f I	Read	L→H→L	L	Н	L	Row	Col.	Data Out
Hidden Refresh	Write	L→H→L	L	L→H	Х	Row	Col.	Data In



### **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes
V <sub>CC</sub>	Power Supply Voltage	-0.5 to 4.6	.5 to 4.6 V	
V <sub>IN</sub>	Input Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	V	1
V <sub>OUT</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	٧	1
T <sub>OPR</sub>	Operating Temperature	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	1
P <sub>D</sub>	Power Dissipation	1.0	W	1
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# Recommended DC Operating Conditions $(T_A=0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
V <sub>cc</sub>	Supply Voltage	3.0	3.3	3.6	V	1
$V_{IH}$	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.3	V	1,2
V <sub>IL</sub>	Input Low Voltage	-0.3	_	0.8	V	1,2

<sup>1.</sup> All voltages referenced to  $V_{\rm SS}$ .

#### **Capacitance** ( $T_A=0$ to +70°C, $V_{CC}=3.3\pm0.3V$ , f=1MHz)

Symbol	Parameter	Min.	Max.	Units	Notes
C <sub>I1</sub>	Input Capacitance (A0 - A11)	—	5	pF	
C <sub>I2</sub>	Input Capacitance (RAS, CAS, WE, OE)	—	7	pF	
C <sub>I3</sub>	Data I/O Capacitance (I/O0 - I/O3)	—	7	pF	

<sup>2.</sup> V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 2.0V for pulse widths of ≤ 4.0ns with 3.3 Volt. V<sub>IL</sub> may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference



## **DC Electrical Characteristics** ( $T_A = 0$ to +70°C, $V_{CC} = 3.3 \pm 0.3V$ )

Symbol	Parameter		Min.	Max.	Units	Notes
l <sub>cc1</sub>	Operating Current Average Power Supply Operating Current	-50	_	145	mA	1, 2, 3
	(RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-60	_	130		, -, -
I <sub>CC2</sub>	Standby Current (TTL)  Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )		_	2	mA	
I <sub>CC3</sub>	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode	-50	_	135	mA	1, 3
-003	(RAS Cycling, $\overline{CAS} = V_{IH}$ : $t_{RC} = t_{RC}$ min)	-60	_	110	1	., -
I <sub>CC4</sub>	Fast Page Mode Current Average Power Supply Current, Fast Page Mode	-50	_	60	mA	1, 2, 3
	(RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> min)	-60	_	50		
I <sub>CC5</sub>	Standby Current (CMOS)  Power Supply Standby Current  (RAS = CAS = $V_{CC}$ - 0.2V)	SP version	_	900	μΑ	
Icce	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode	-50	_	145	mA	1, 2
000	$(\overline{RAS}, \overline{CAS}, Cycling: t_{RC} = t_{RC} min)$	-60	—	120		', -
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input (0.0 $\geq$ V <sub>IN</sub> $\geq$ V <sub>CC</sub> ), All Other Pins Not Under Test = 0V		-2	+2	μΑ	
I <sub>O(L)</sub>	Output Leakage Current $(D_{OUT} \text{ is disabled}, 0.0 \ge V_{OUT} \ge V_{CC})$			+2	μА	
V <sub>OH</sub>	Output High Level (TTL) Output "H" Level Voltage (I <sub>OUT</sub> = -2mA)		2.4	_	٧	
V <sub>OL</sub>	Output Low Level (TTL) Output "L" Level Voltage (I <sub>OUT</sub> = +2mA)		_	0.4	٧	

<sup>1.</sup>  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.

<sup>2.</sup>  $I_{\text{CC1}}$ ,  $I_{\text{CC4}}$  depend on output loading. Specified values are obtained with the output open.

<sup>3.</sup> Column address can be changed once or less while  $\overline{RAS}$  =V $_{IL}$  and  $\overline{CAS}$  =V $_{IH}$ .

#### 16M x 4 12/12 DRAM

#### **AC Characteristics** ( $T_A=0$ to +70°C, $V_{CC}=3.3\pm0.3V$ )

- An initial pause of 100µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t<sub>T</sub>=5ns.
- 3. V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>II</sub>.
- 4. Valid column addresses are only A0 through A11.

### Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

Symbol	Parameter	-	50	-60		Units	Notes
Syllibol	Falanielei	Min.	Max.	Min.	Max.	Ullits	140163
t <sub>RC</sub>	Random Read or Write Cycle Time	90	<u> </u>	110	_	ns	1
t <sub>RP</sub>	RAS Precharge Time	30	_	40	_	ns	
t <sub>CP</sub>	CAS Precharge Time	10	<u> </u>	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	50	100k	60	100k	ns	1
t <sub>CAS</sub>	CAS Pulse Width	13	100k	15	100k	ns	1
t <sub>ASR</sub>	Row Address Setup Time	0	_	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	7	_	10	_	ns	
t <sub>ASC</sub>	Column Address Setup Time	0	<u> </u>	0	_	ns	
t <sub>CAH</sub>	Column Address Hold Time	7	<u> </u>	10	_	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	17	37	20	45	ns	2
t <sub>RAD</sub>	RAS to Col. Address Delay Time	12	25	15	30	ns	3
t <sub>RSH</sub>	RAS Hold Time	13	_	15	_	ns	
t <sub>CSH</sub>	CAS Hold Time	50	_	60	_	ns	1
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	_	5	<u> </u>	ns	1
t <sub>DZO</sub>	OE Delay Time From D <sub>IN</sub>	0	_	0	_	ns	4
t <sub>DZC</sub>	CAS Delay Time From D <sub>IN</sub>	0	_	0	_	ns	4
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns	6

- In a Test Mode Read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> are delayed by 5ns from the specified value. These parameters
  must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated timings must also be adjusted by 5ns.
- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 3. Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- 4. Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
- 5. AC measurements assume  $t_T$ =5ns



### **Write Cycle**

C	Develop		50	-60		Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
t <sub>wcs</sub>	Write Command Set Up Time	0	_	0	—	ns	1
t <sub>WCH</sub>	Write Command Hold Time	7	_	10	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	7	_	10	_	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	13	_	15	_	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	13	_	15	_	ns	
t <sub>OED</sub>	ŌĒ to D <sub>IN</sub> Delay Time	13	_	15	_	ns	2
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	_	0	_	ns	3
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	7	_	10	_	ns	3

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min.), t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min.), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub>(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

<sup>2.</sup> Either  $t_{CDD}$  or  $t_{OED}$  must be satisfied.

<sup>3.</sup> These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.



#### **Read Cycle**

C:	D		50	-60		l leite	NI-4
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Notes
t <sub>RAC</sub>	Access Time from RAS	_	50	_	60	ns	1, 2, 3, 5
t <sub>CAC</sub>	Access Time from CAS	_	13	_	15	ns	1, 2, 5
t <sub>AA</sub>	Access Time from Address	_	25	<u> </u>	30	ns	1, 2, 5
t <sub>OEA</sub>	Access Time From OE	<u> </u>	13	_	15	ns	1,5
t <sub>RCS</sub>	Read Command Setup Time	0	_	0	—	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	_	0	_	ns	6
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	—	ns	
t <sub>RAL</sub>	Column Address to RAS Lead Time	25	_	30	_	ns	
t <sub>CAL</sub>	Column Address to CAS Lead Time	25	_	30	—	ns	
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	_	0	—	ns	5
t <sub>OEZ</sub>	Output Buffer Turn-Off Delay From OE	0	13	0	15	ns	7
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	13	_	15	_	ns	4
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	0	13	<u> </u>	15	ns	7

- In a Test Mode Read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> and t<sub>CPA</sub> are delayed by 5ns from the specified value. These parameters
  must be adjusted in Test Mode cycles by adding 5ns to the specified value. Associated timings must also be adjusted by 5ns.
- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 3. Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- 4. Either  $t_{CDD}$  or  $t_{OED}$  must be satisfied.
- 5. Measured with the specified current load and 100pF.
- 6. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
- t<sub>OFF</sub>(max.) and t<sub>OEZ</sub>(max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.



### **Read-Modify-Write Cycle**

Symbol	Parameter	-50		-60		Units	Notos
Symbol	Falanetei	Min.	Max.	Min.	Max.	Units	Notes
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	126	_	150	—	ns	
t <sub>RWD</sub>	RAS to WE Delay Time	68	—	80	_	ns	1
t <sub>CWD</sub>	CAS to WE Delay Time	31	_	35	—	ns	1
t <sub>AWD</sub>	Column Address to WE Delay Time	43	_	50	_	ns	1
t <sub>OEH</sub>	OE Command Hold Time	7	_	15	_	ns	

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min.), t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min.), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub>(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

### Fast Page Mode Cycle (Includes Read-Modify-Write)

Cumbal	Parameter	-!	-50		-60		NI-4
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t <sub>PC</sub>	Fast Page Mode Cycle Time (Read/Write)	35	_	40	_	ns	
t <sub>RASP</sub>	Fast Page Mode RAS Pulse Width	50	200K	60	200k	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	28	_	35	ns	1
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	30	_	35	_	ns	
t <sub>PRWC</sub>	Fast Page Mode Read Modify Write Cycle Time	69	_	80	_	ns	
t <sub>CPW</sub>	WE Delay Time from CAS Precharge	43		55	_	ns	

<sup>1.</sup> Measured with the specified current load and 100pF at  $V_{OL}$  = 0.8V and  $V_{OH}$  = 2.0V.

### **Refresh Cycle**


Symbol	Parameter	-5	-50		-60		
		Min.	Max.	Min.	Max.	Units	
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	5	_	10	_	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	5	_	10	_	ns	
t <sub>WRH</sub>	WE Hold Time (CAS before RAS Refresh Cycle)	5	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	_	ns	
t <sub>REF</sub>	Refresh Period	<del></del>	64	_	64	ms	1

<sup>1. 4096</sup> cycles for RAS Only Refresh; 4096 cycles for CBR Refresh.

88H2005 GA15-5142-00 Revised 4/97



# **Read Cycle**




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

88H2005 GA15-5142-00 Revised 4/97




# Write Cycle (Early Write)



88H2005 GA15-5142-00 Revised 4/97




# Write Cycle (Delayed Write)






# **Read-Modify-Write Cycle**





## **Fast Page Mode Read Cycle**




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

88H2005 GA15-5142-00 Revised 4/97




## **Fast Page Mode Write Cycle**



88H2005 GA15-5142-00 Revised 4/97



## Fast Page Mode Read-Modify-Write Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

88H2005 GA15-5142-00 Revised 4/97




## Hidden Refresh Cycle (Read)



88H2005 GA15-5142-00 Revised 4/97




# **RAS** Only Refresh Cycle



NOTE:  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  and  $D_{\text{IN}}$  are "H" or "L"



# **CAS** Before **RAS** Refresh Cycle




NOTE: Address is "H" or "L"

88H2005 GA15-5142-00 Revised 4/97



# **Hidden Refresh Cycle (Write)**





©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.


88H2005 GA15-5142-00 Revised 4/97



### Package Dimensions (400 mil; 32 lead; Small Outline J-Lead)









NOTE: All dimensions are in millimeters. Reference JEDEC Standard MS-27


88H2005 GA15-5142-00 Revised 4/97



### Package Dimensions (400 mil; 32lead; Thin Small Outline Package)







NOTE: All dimensions are in millimeters. Reference JEDEC Standard MS-24



## **Revision Log**

Revision	Contents of Modification			
12/18/96	Initial Release			
	1. $\overline{ extsf{WE}}$ for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L $ ightarrow$ H".			
	2. $t_{ODD}$ was renamed to $t_{OED}$ .			
	3. $t_{\text{OED}}$ was moved from the Common Parameters table to the Write Cycle Parameters Table.			
03/19/97	4. All Test Mode parameters and timing diagrams were removed.			
	5. LVTTL/LVCMOS changed to TTL/CMOS.			
	6. LVCMOS currents were removed.			
	7. Power numbers on the spec cover were recalculated.			