



IBM11S1325LP IBM11S2325LP  
IBM11S1325LM IBM11S2325LM

## 1M/2M x 32 SO DIMM Module

### Features

- 72-Pin Small Outline Dual-In-Line Memory Module
- Performance:

|           |                          | -60   | -6R   | -70   |
|-----------|--------------------------|-------|-------|-------|
| $t_{RAC}$ | RAS Access Time          | 60ns  | 60ns  | 70ns  |
| $t_{CAC}$ | CAS Access Time          | 15ns  | 17ns  | 20ns  |
| $t_{AA}$  | Access Time From Address | 30ns  | 30ns  | 35ns  |
| $t_{RC}$  | Cycle Time               | 104ns | 104ns | 124ns |
| $t_{HPC}$ | EDO Mode Cycle Time      | 25ns  | 25ns  | 30ns  |

- High Performance CMOS process
- Single  $3.3 \pm 0.3V$  or  $5.0 \pm 0.25V$  Power Supply
- Low active current consumption
- All inputs & outputs are LVTTL(3.3V) or TTL(5V) compatible
- Extended Data Out (EDO) access cycle
- Refresh Modes: RAS-Only, CBR, Hidden and Self Refresh
- 1024 refresh cycles distributed across 128ms
- 10/10 Addressing (Row/Column)
- Optimized for use in byte-write non-parity applications.
- Au contacts

### Description

The IBM11S2325LP/M are 8MB industry standard 72-pin 4-byte small outline dual in-line memory modules (SO DIMMs). The modules are organized as 2Mx32 high speed memory arrays that are intended for use in 16, 32 and 64 bit applications. They are manufactured with four 1Mx16 TSOP devices, each in a 400mil package.

The IBM11S1325LP/M are 4MB half populated versions, manufactured with two 1Mx16 TSOP devices.


The use of EDO DRAMs allows for a reduction in cycle time from 40ns (Fast Page) to 25ns (EDO,

60/6Rns sort). The use of TSOP packages allows for tight DIMM spacing (.3" on center). Input loading is consistent with 4Mb device-based assemblies due to the addition of discrete capacitors maximizing compatibility at the system level.

These assemblies are intended for use in space constrained and or low power applications.

The IBM 72-Pin SO DIMMs provide a high performance, flexible 4-byte interface in a 2.35" long footprint.

### Card Outline





## Pin Description

|                                       |                          |
|---------------------------------------|--------------------------|
| $\overline{RAS0}$ , $\overline{RAS2}$ | Row Address Strobe (4MB) |
| $\overline{RAS0}$ - $\overline{RAS3}$ | Row Address Strobe (8MB) |
| $\overline{CAS0}$ - $\overline{CAS3}$ | Column Address Strobe    |
| $\overline{WE}$                       | Read/write Input         |
| A0 - A9                               | Address Inputs           |
| DQ0-7, 9-16,<br>18-25, 27-34          | Data Input/output        |
| $V_{CC}$                              | Power (+3.3V or +5.0V)   |
| $V_{SS}$                              | Ground                   |
| NC                                    | No Connect               |
| PD1 - PD7                             | Presence Detects         |

## Pinout

| Pin# | Name     | Pin# | Name | Pin# | Name                | Pin# | Name                | Pin# | Name | Pin# | Name     |
|------|----------|------|------|------|---------------------|------|---------------------|------|------|------|----------|
| 1    | $V_{SS}$ | 13   | A1   | 25   | DQ13                | 37   | DQ18                | 49   | DQ20 | 61   | $V_{CC}$ |
| 2    | DQ0      | 14   | A2   | 26   | DQ14                | 38   | DQ19                | 50   | DQ21 | 62   | DQ32     |
| 3    | DQ1      | 15   | A3   | 27   | DQ15                | 39   | $V_{SS}$            | 51   | DQ22 | 63   | DQ33     |
| 4    | DQ2      | 16   | A4   | 28   | A7                  | 40   | $\overline{CAS0}$   | 52   | DQ23 | 64   | DQ34     |
| 5    | DQ3      | 17   | A5   | 29   | NC                  | 41   | $\overline{CAS2}$   | 53   | DQ24 | 65   | NC       |
| 6    | DQ4      | 18   | A6   | 30   | $V_{CC}$            | 42   | $\overline{CAS3}$   | 54   | DQ25 | 66   | PD2      |
| 7    | DQ5      | 19   | NC   | 31   | A8                  | 43   | $\overline{CAS1}$   | 55   | NC   | 67   | PD3      |
| 8    | DQ6      | 20   | NC   | 32   | A9                  | 44   | $\overline{RAS0}$   | 56   | DQ27 | 68   | PD4      |
| 9    | DQ7      | 21   | DQ9  | 33   | $\overline{RAS3}^*$ | 45   | $\overline{RAS1}^*$ | 57   | DQ28 | 69   | PD5      |
| 10   | $V_{CC}$ | 22   | DQ10 | 34   | $\overline{RAS2}$   | 46   | NC                  | 58   | DQ29 | 70   | PD6      |
| 11   | PD1      | 23   | DQ11 | 35   | DQ16                | 47   | $\overline{WE}$     | 59   | DQ31 | 71   | PD7      |
| 12   | A0       | 24   | DQ12 | 36   | NC                  | 48   | NC                  | 60   | DQ30 | 72   | $V_{SS}$ |


1. \*  $\overline{RAS1}$  and  $\overline{RAS3}$  are "NC" on 4MB SODIMM.

## Ordering Information

| Part Number      | Organization | Speed | Dimensions          | Power | Notes |
|------------------|--------------|-------|---------------------|-------|-------|
| IBM11S1325LP-60T | 1M x 32      | 60ns  | 2.35" x 1" x .0965" | 3.3V  |       |
| IBM11S1325LP-6RT | 1M x 32      | 6Rns  | 2.35" x 1" x .0965" | 3.3V  | 1     |
| IBM11S1325LP-70T | 1M x 32      | 70ns  | 2.35" x 1" x .0965" | 3.3V  |       |
| IBM11S1325LM-60T | 1M x 32      | 60ns  | 2.35" x 1" x .0965" | 5.0V  |       |
| IBM11S1325LM-6RT | 1M x 32      | 6Rns  | 2.35" x 1" x .0965" | 5.0V  | 1     |
| IBM11S1325LM-70T | 1M x 32      | 70ns  | 2.35" x 1" x .0965" | 5.0V  |       |
| IBM11S2325LP-60T | 2M x 32      | 60ns  | 2.35" x 1" x .1496" | 3.3V  |       |
| IBM11S2325LP-6RT | 2M x 32      | 6Rns  | 2.35" x 1" x .1496" | 3.3V  | 1     |
| IBM11S2325LP-70T | 2M x 32      | 70ns  | 2.35" x 1" x .1496" | 3.3V  |       |
| IBM11S2325LM-60T | 2M x 32      | 60ns  | 2.35" x 1" x .1496" | 5.0V  |       |
| IBM11S2325LM-6RT | 2M x 32      | 6Rns  | 2.35" x 1" x .1496" | 5.0V  | 1     |
| IBM11S2325LM-70T | 2M x 32      | 70ns  | 2.35" x 1" x .1496" | 5.0V  |       |

1. 6Rns speed sort has  $t_{CAC}$  of 17ns

## Block Diagram



## Truth Table

| Function                              |       | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{WE}}$ | Row Address | Column Address | All DQ bits    |
|---------------------------------------|-------|-------------------------|-------------------------|------------------------|-------------|----------------|----------------|
| Standby                               |       | H                       | X                       | X                      | X           | X              | High Impedance |
| Read                                  |       | L                       | L                       | H                      | Row         | Col            | Valid Data Out |
| Early-Write                           |       | L                       | L                       | L                      | Row         | Col            | Valid Data In  |
| Fast Page Mode - Read:<br>1st Cycle   |       | L                       | H→L                     | H                      | Row         | Col            | Valid Data Out |
| Subsequent Cycles                     |       | L                       | H→L                     | H                      | N/A         | Col            | Valid Data Out |
| Fast Page Mode - Write:<br>1st Cycle  |       | L                       | H→L                     | L                      | Row         | Col            | Valid Data In  |
| Subsequent Cycles                     |       | L                       | H→L                     | L                      | N/A         | Col            | Valid Data In  |
| $\overline{\text{RAS}}$ -Only Refresh |       | L                       | H                       | X                      | Row         | N/A            | High Impedance |
| CAS-Before-RAS Refresh                |       | H→L                     | L                       | H                      | X           | X              | High Impedance |
| Hidden Refresh                        | Read  | L→H→L                   | L                       | H                      | Row         | Col            | Data Out       |
|                                       | Write | L→H→L                   | L                       | H                      | Row         | Col            | Data In        |
| Self Refresh                          |       | H→L                     | L                       | H                      | X           | X              | High Impedance |

## Presence Detect

| Pin                                | 1M x 32         |                 | 2M x 32         |                 |
|------------------------------------|-----------------|-----------------|-----------------|-----------------|
|                                    | -60 / 6R        | -70             | -60 / 6R        | -70             |
| PD1                                | NC              | NC              | NC              | NC              |
| PD2                                | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> |
| PD3                                | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> |
| PD4                                | NC              | NC              | V <sub>SS</sub> | V <sub>SS</sub> |
| PD5                                | NC              | V <sub>SS</sub> | NC              | V <sub>SS</sub> |
| PD6                                | NC              | NC              | NC              | NC              |
| PD7                                | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> |
| 1. NC= OPEN, V <sub>SS</sub> = GND |                 |                 |                 |                 |



## Absolute Maximum Ratings

| Symbol    | Parameter                    | Rating                              |                                     | Units | Notes |
|-----------|------------------------------|-------------------------------------|-------------------------------------|-------|-------|
|           |                              | 3.3 Volt                            | 5.0 Volt                            |       |       |
| $V_{CC}$  | Power Supply Voltage         | -0.5 to + 4.6                       | -1.0 to + 7.0                       | V     | 1     |
| $V_{IN}$  | Input Voltage                | -0.5 to min ( $V_{CC} + 0.5$ , 4.6) | -0.5 to min ( $V_{CC} + 0.5$ , 7.0) | V     | 1     |
| $V_{OUT}$ | Output Voltage               | -0.5 to min ( $V_{CC} + 0.5$ , 4.6) | -0.5 to min ( $V_{CC} + 0.5$ , 7.0) | V     | 1     |
| $T_{OPR}$ | Operating Temperature        | 0 to +70                            | 0 to +70                            | °C    | 1     |
| $T_{STG}$ | Storage Temperature          | -55 to +150C                        | -55 to +150C                        | °C    | 1     |
| $P_D$     | Power Dissipation            | 2.4 (4MB) 4.8 (8MB)                 | 3.5 (4MB) 6.9 (8MB)                 | W     | 1, 2  |
| $I_{OUT}$ | Short Circuit Output Current | 50                                  | 50                                  | mA    | 1     |

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power occurs when all banks are active.

## Recommended DC Operating Conditions ( $T_A = 0$ to $70^{\circ}\text{C}$ )

| Symbol   | Parameter          | 3.3 Volt |     |                | 5.0 Volt |     |                | Units | Notes |
|----------|--------------------|----------|-----|----------------|----------|-----|----------------|-------|-------|
|          |                    | Min      | Typ | Max            | Min      | Typ | Max            |       |       |
| $V_{CC}$ | Supply Voltage     | 3.0      | 3.3 | 3.6            | 4.5      | 5.0 | 5.5            | V     | 1     |
| $V_{IH}$ | Input High Voltage | 2.0      | —   | $V_{CC} + 0.5$ | 2.4      | —   | $V_{CC} + 0.5$ | V     | 1, 2  |
| $V_{IL}$ | Input Low Voltage  | -0.5     | —   | 0.8            | -0.5     | —   | 0.8            | V     | 1, 2  |

1. All voltages referenced to  $V_{SS}$ .
2.  $V_{IH}$  may overshoot to  $V_{CC} + 1.2\text{V}$  for pulse widths of  $\leq 4.0\text{ns}$  with 3.3 Volt, or  $V_{CC} + 2.0\text{V}$  for pulse widths of  $\leq 4.0\text{ns}$  (or  $V_{CC} + 1.0\text{V}$  for  $\leq 8.0\text{ns}$ ) with 5.0 Volt. Additionally,  $V_{IL}$  may undershoot to  $-2.0\text{V}$  for pulse widths  $\leq 4.0\text{ns}$  (or  $-1.0\text{V}$  for  $\leq 8.0\text{ns}$ ). Pulse widths measured at 50% points with amplitude measured peak to DC reference.

## Capacitance ( $T_A = 0$ to $+70^{\circ}\text{C}$ , $V_{CC} = 3.3 \pm 0.3\text{V}$ or $5.0 \pm 0.25\text{V}$ )

| Symbol   | Parameter                                                                             | 1M x 32<br>Max | 2M x 32<br>Max | Units |
|----------|---------------------------------------------------------------------------------------|----------------|----------------|-------|
| $C_{I1}$ | Input Capacitance (A0-A9)                                                             | 35             | 45             | pF    |
| $C_{I2}$ | Input Capacitance (4MB: $\overline{\text{RAS}}0$ , 8MB: $\overline{\text{RAS}}0$ , 1) | 16             | 16             | pF    |
| $C_{I2}$ | Input Capacitance (4MB: $\overline{\text{RAS}}2$ , 8MB: $\overline{\text{RAS}}2$ , 3) | 16             | 16             | pF    |
| $C_{I4}$ | Input Capacitance ( $\overline{\text{CAS}}$ )                                         | 15             | 22             | pF    |
| $C_{I5}$ | Input Capacitance ( $\overline{\text{WE}}$ )                                          | 36             | 50             | pF    |
| $C_{IO}$ | Input - Output Capacitance (DQ0-DQ34)                                                 | 16             | 23             | pF    |

# **DC Electrical Characteristics** ( $T_A = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 3.3$ 0.3V or 5.0 0.25V)

| Symbol    | Parameter                                                                                                                                            |         | 1Mx32 |     | 2Mx32 |     | Units         | Notes   |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------|---------|-------|-----|-------|-----|---------------|---------|
|           |                                                                                                                                                      |         | Min   | Max | Min   | Max |               |         |
| $I_{CC1}$ | Operating Current<br>Average Power Supply Operating Current<br>(RAS, CAS, Address Cycling: $t_{RC} = t_{RC \text{ min}}$ )                           | -60/-6R | —     | 330 | —     | 330 | mA            | 1, 2, 3 |
|           |                                                                                                                                                      | -70     | —     | 280 | —     | 280 |               |         |
| $I_{CC2}$ | Standby Current (TTL)<br>Power Supply Standby Current<br>(RAS = CAS $\geq V_{IH}$ )                                                                  |         | —     | 8   | —     | 8   | mA            |         |
| $I_{CC3}$ | RAS Only Refresh Current<br>Average Power Supply Current, RAS Only Mode<br>(RAS Cycling, CAS $\geq V_{IH}$ ; $t_{RC} = t_{RC \text{ min}}$ )         | -60/-6R | —     | 330 | —     | 330 | mA            | 1, 3, 4 |
|           |                                                                                                                                                      | -70     | —     | 280 | —     | 280 |               |         |
| $I_{CC4}$ | Fast Page Mode Current<br>Average Power Supply Current, Fast Page Mode<br>(RAS = $V_{IL}$ , CAS, Address Cycling: $t_{PC} = t_{PC \text{ min}}$ )    | -60/-6R | —     | 180 | —     | 180 | mA            | 1, 2, 3 |
|           |                                                                                                                                                      | -70     | —     | 160 | —     | 160 |               |         |
| $I_{CC5}$ | Standby Current (CMOS)<br>Power Supply Standby Current<br>(RAS = CAS = $V_{CC} - 0.2\text{V}$ )                                                      |         | —     | 2   | —     | 2   | mA            |         |
| $I_{CC6}$ | CAS Before RAS Refresh Current<br>Average Power Supply Current, CAS Before RAS Mode<br>(RAS, CAS, Cycling: $t_{RC} = t_{RC \text{ min}}$ )           | -60/-6R | —     | 330 | —     | 330 | mA            | 1, 3, 4 |
|           |                                                                                                                                                      | -70     | —     | 280 | —     | 280 |               |         |
| $I_{CC7}$ | Self Refresh Current<br>Average Power Supply Current during Self Refresh<br>(CBR Cycle with RAS $\geq t_{RASS} \text{ (min)}$ )                      | 3.3V    | —     | 400 | —     | 400 | $\mu\text{A}$ | 4       |
|           |                                                                                                                                                      | 5.0V    | —     | 600 | —     | 600 |               |         |
| $I_{IL}$  | Input Leakage Current<br>Input Leakage Current, any input<br>( $0.0 \leq V_{IN} \leq (V_{CC} - 6.0\text{V})$ )<br>All Other Pins Not Under Test = 0V | RAS     | -10   | +10 | -10   | +10 | $\mu\text{A}$ |         |
|           |                                                                                                                                                      | CAS     | -10   | +10 | -10   | +10 |               |         |
|           |                                                                                                                                                      | WE      | -20   | +20 | -40   | +40 |               |         |
| $I_{OL}$  | Output Leakage Current<br>( $D_{OUT}$ is disabled, $0.0 \leq V_{OUT} \leq V_{CC}$ )                                                                  |         | -10   | +10 | -10   | +10 | $\mu\text{A}$ |         |
| $V_{OH}$  | Output High Level<br>Output "H" Level Voltage ( $I_{OUT} = -5\text{mA}$ @ 2.4V)                                                                      |         | 2.4   | —   | 2.4   | —   | V             |         |
| $V_{OL}$  | Output Low Level<br>Output "L" Level Voltage ( $I_{OUT} = +4.2\text{mA}$ @ 0.4V)                                                                     |         | —     | 0.4 | —     | 0.4 | V             |         |

1.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  depend on cycle rate.  
 2.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.  
 3. Address can be changed once or less while RAS =  $V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when CAS =  $V_{IH}$ .  
 4. Refresh current is specified for one bank

## AC Characteristics

( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V}$  0.3V or 5.0V 0.5V)

1. An initial pause of 200 $\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
2. AC measurements assume  $t_f=2\text{ns}$ .
3.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
4. When both  $\overline{\text{CAS0}}$  &  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$  &  $\overline{\text{CAS3}}$  go low at the same time, all 16 bits of data are read/written into the device.  $\overline{\text{CAS0}}$  &  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS2}}$  &  $\overline{\text{CAS3}}$  (CAS's to the same DRAM) cannot be staggered within the same read/write cycle.

## Read, Write, and Refresh Cycles (Common Parameters)

| Symbol    | Parameter                                                         | -60 |     | -6R |     | -70 |     | Units | Notes |
|-----------|-------------------------------------------------------------------|-----|-----|-----|-----|-----|-----|-------|-------|
|           |                                                                   | Min | Max | Min | Max | Min | Max |       |       |
| $t_{RC}$  | Random Read or Write Cycle Time                                   | 104 | —   | 104 | —   | 124 | —   | ns    |       |
| $t_{RP}$  | $\overline{\text{RAS}}$ Precharge Time                            | 40  | —   | 40  | —   | 50  | —   | ns    |       |
| $t_{CP}$  | $\overline{\text{CAS}}$ Precharge Time                            | 10  | —   | 10  | —   | 10  | —   | ns    |       |
| $t_{RAS}$ | $\overline{\text{RAS}}$ Pulse Width                               | 60  | 10K | 60  | 10K | 70  | 10K | ns    |       |
| $t_{CAS}$ | $\overline{\text{CAS}}$ Pulse Width                               | 10  | 10K | 10  | 10K | 12  | 10K | ns    |       |
| $t_{ASR}$ | Row Address Setup Time                                            | 0   | —   | 0   | —   | 0   | —   | ns    |       |
| $t_{RAH}$ | Row Address Hold Time                                             | 10  | —   | 10  | —   | 0   | —   | ns    |       |
| $t_{ASC}$ | Column Address Setup Time                                         | 0   | —   | 0   | —   | 0   | —   | ns    |       |
| $t_{CAH}$ | Column Address Hold Time                                          | 10  | —   | 10  | —   | 0   | —   | ns    |       |
| $t_{RCD}$ | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time     | 14  | 45  | 14  | 43  | 14  | 50  | ns    | 1     |
| $t_{RAD}$ | $\overline{\text{RAS}}$ to Column Address Delay Time              | 12  | 30  | 12  | 30  | 12  | 35  | ns    | 2     |
| $t_{RSH}$ | $\overline{\text{RAS}}$ Hold Time                                 | 10  | —   | 10  | —   | 12  | —   | ns    |       |
| $t_{CSH}$ | $\overline{\text{CAS}}$ Hold Time                                 | 50  | —   | 50  | —   | 55  | —   | ns    |       |
| $t_{CRP}$ | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | 5   | —   | 5   | —   | 5   | —   | ns    |       |
| $t_{DZC}$ | $\overline{\text{CAS}}$ Delay Time from $D_{IN}$                  | 0   | —   | 0   | —   | 0   | —   | ns    |       |
| $t_T$     | Transition Time (Rise and Fall)                                   | 2   | 30  | 2   | 30  | 2   | 30  | ns    |       |

1. Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only: if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled by  $t_{CAC}$ .
2. Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only: if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

## Write Cycle

| Symbol    | Parameter                                   | -60 |     | -6R |     | -70 |     | Units | Notes |
|-----------|---------------------------------------------|-----|-----|-----|-----|-----|-----|-------|-------|
|           |                                             | Min | Max | Min | Max | Min | Max |       |       |
| $t_{WCS}$ | Write Command Set Up Time                   | 0   | —   | 0   | —   | 0   | —   | ns    | 1     |
| $t_{WCH}$ | Write Command Hold Time                     | 10  | —   | 10  | —   | 12  | —   | ns    |       |
| $t_{WP}$  | Write Command Pulse Width                   | 10  | —   | 10  | —   | 12  | —   | ns    |       |
| $t_{RWL}$ | Write Command to $\overline{RAS}$ Lead Time | 10  | —   | 10  | —   | 12  | —   | ns    |       |
| $t_{CWL}$ | Write Command to $\overline{CAS}$ Lead Time | 10  | —   | 10  | —   | 12  | —   | ns    |       |
| $t_{DS}$  | $D_{IN}$ Setup Time                         | 0   | —   | 0   | —   | 0   | —   | ns    |       |
| $t_{DH}$  | $D_{IN}$ Hold Time                          | 10  | —   | 10  | —   | 12  | —   | ns    |       |

1.  $t_{WCS}$  is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If neither of the above condition is not satisfied, the condition of the data out (at access time) is indeterminate.

## Read Cycle

| Symbol    | Parameter                                    | -60 |     | -6R |     | -70 |     | Units | Notes   |
|-----------|----------------------------------------------|-----|-----|-----|-----|-----|-----|-------|---------|
|           |                                              | Min | Max | Min | Max | Min | Max |       |         |
| $t_{RAC}$ | Access Time from $\overline{RAS}$            | —   | 60  | —   | 60  | —   | 70  | ns    | 1, 2, 3 |
| $t_{CAC}$ | Access Time from $\overline{CAS}$            | —   | 15  | —   | 17  | —   | 20  | ns    | 1, 3    |
| $t_{AA}$  | Access Time from Address                     | —   | 30  | —   | 30  | —   | 35  | ns    | 2, 3    |
| $t_{RCS}$ | Read Command Setup Time                      | 0   | —   | 0   | —   | 0   | —   | ns    |         |
| $t_{RCH}$ | Read Command Hold Time to $\overline{CAS}$   | 0   | —   | 0   | —   | 0   | —   | ns    | 4       |
| $t_{RRH}$ | Read Command Hold Time to $\overline{RAS}$   | 0   | —   | 0   | —   | 0   | —   | ns    | 4       |
| $t_{RAL}$ | Column Address to $\overline{RAS}$ Lead Time | 30  | —   | 30  | —   | 35  | —   | ns    |         |
| $t_{CLZ}$ | $\overline{CAS}$ to Output in Low-Z          | 0   | —   | 0   | —   | 0   | —   | ns    | 3       |
| $t_{CDD}$ | $\overline{CAS}$ to $D_{IN}$ Delay Time      | 15  | —   | 15  | —   | 15  | —   | ns    |         |
| $t_{OFF}$ | Output Buffer Turn-off Delay                 | —   | 15  | —   | 15  | —   | 15  | ns    | 5, 6    |

1. Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
2. Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
3. Measured with the specified current load and 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .
4. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
5.  $t_{OFF}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6.  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , which ever is last.





## Extended Data Out Cycle

| Symbol     | Parameter                                    | -60  |      | -6R  |      | -70  |      | Units | Notes |
|------------|----------------------------------------------|------|------|------|------|------|------|-------|-------|
|            |                                              | Min. | Max. | Min. | Max. | Min. | Max. |       |       |
| $t_{HCAS}$ | CAS Pulse Width (EDO Mode)                   | 10   | 10K  | 10   | 10K  | 12   | 10K  | ns    |       |
| $t_{HPC}$  | EDO Mode Cycle Time (Read/Write)             | 25   | —    | 25   | —    | 30   | —    | ns    |       |
| $t_{DOH}$  | Data-out Hold Time from CAS                  | 5    | —    | 5    | —    | 5    | —    | ns    |       |
| $t_{WHZ}$  | Output buffer Turn-Off Delay from WE         | 0    | 10   | 0    | 10   | 0    | 15   | ns    |       |
| $t_{WPZ}$  | WE Pulse Width to Output Disable at CAS High | 10   | —    | 10   | —    | 10   | —    | ns    |       |
| $t_{CPRH}$ | RAS Hold Time from CAS Precharge             | 35   | —    | 35   | —    | 40   | —    | ns    |       |
| $t_{CPA}$  | Access Time from CAS Precharge               | —    | 35   | —    | 35   | —    | 40   | ns    | 1     |
| $t_{RASP}$ | EDO Mode RAS Pulse Width                     | 60   | 125K | 60   | 125K | 70   | 125K | ns    |       |

1. Measured with the specified current load and 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .

## Refresh Cycle

| Symbol    | Parameter                                        | -60 |     | -6R |     | -70 |     | Units | Notes |
|-----------|--------------------------------------------------|-----|-----|-----|-----|-----|-----|-------|-------|
|           |                                                  | Min | Max | Min | Max | Min | Max |       |       |
| $t_{CHR}$ | CAS Hold Time<br>(CAS before RAS Refresh Cycle)  | 10  | —   | 10  | —   | 10  | —   | ns    |       |
| $t_{CSR}$ | CAS Setup Time<br>(CAS before RAS Refresh Cycle) | 5   | —   | 5   | —   | 5   | —   | ns    |       |
| $t_{WRP}$ | WE Setup Time<br>(CAS before RAS Refresh Cycle)  | 10  | —   | 10  | —   | 10  | —   | ns    |       |
| $t_{WRH}$ | WE Hold Time<br>(CAS before RAS Refresh Cycle)   | 10  | —   | 10  | —   | 10  | —   | ns    |       |
| $t_{RPC}$ | RAS Precharge to CAS Hold Time                   | 5   | —   | 5   | —   | 5   | —   | ns    |       |
| $t_{REF}$ | Refresh Period                                   | —   | 128 | —   | 128 | —   | 128 | ms    | 1     |

1. 1024 refreshes are required every 128ms.


## Self Refresh Cycle

| Symbol     | Parameter                                                   | -60  |      | -6R  |      | -70  |      | Units   | Notes |
|------------|-------------------------------------------------------------|------|------|------|------|------|------|---------|-------|
|            |                                                             | Min. | Max. | Min. | Max. | Min. | Max. |         |       |
| $t_{RASS}$ | RAS Pulse Width<br>During Self Refresh Cycle                | 100  | —    | 100  | —    | 100  | —    | $\mu s$ | 1     |
| $t_{RPS}$  | RAS Precharge Time<br>During Self Refresh Cycle             | 104  | —    | 104  | —    | 126  | —    | ns      | 1     |
| $t_{CHS}$  | CAS Hold Time<br>During Self Refresh Cycle                  | -50  | —    | -50  | —    | -50  | —    | ns      | 1, 2  |
| $t_{CHD}$  | CAS Hold Time From RAS Falling<br>During Self Refresh Cycle | 350  | —    | 350  | —    | 350  | —    | $\mu s$ | 1, 2  |

1. When using Self Refresh mode, the following refreshed operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.

2. If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies. If  $t_{RASS} \leq t_{CHD}$  (min) then  $t_{CHS}$  applies.


## Read



: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


## Write Cycle (Early Write)



: "H" or "L"


**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

## Extended Data Out Mode Read Cycle



■ : "H" or "L"


**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



The diagram illustrates the timing relationships for a 256K16 DRAM. It shows the signals  $\overline{\text{RAS}}$ ,  $\overline{\text{UCAS}}$  /  $\overline{\text{LCAS}}$ , Address,  $\overline{\text{WE}}$ , and  $\text{D}_{\text{OUT}}$  over time. Key timing parameters are labeled, including  $t_{\text{RAS}}$ ,  $t_{\text{RCD}}$ ,  $t_{\text{HPC}}$ ,  $t_{\text{CPRH}}$ ,  $t_{\text{CRP}}$ ,  $t_{\text{RSH}}$ ,  $t_{\text{HCAS}}$ ,  $t_{\text{CSH}}$ ,  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$ ,  $t_{\text{RCH}}$ ,  $t_{\text{RCS}}$ ,  $t_{\text{WRP}}$ ,  $t_{\text{WRH}}$ ,  $t_{\text{RCS}}$ ,  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$ ,  $t_{\text{CPA}}$ ,  $t_{\text{WHZ}}$ ,  $t_{\text{CLZ}}$ ,  $t_{\text{OFF}}$ ,  $t_{\text{ASR}}$ ,  $t_{\text{RAH}}$ ,  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{RCH}}$ ,  $t_{\text{RCS}}$ ,  $t_{\text{WRP}}$ ,  $t_{\text{WRH}}$ ,  $t_{\text{RCS}}$ ,  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$ ,  $t_{\text{CPA}}$ ,  $t_{\text{WHZ}}$ ,  $t_{\text{CLZ}}$ , and  $t_{\text{OFF}}$ . The diagram also shows the data output signals  $\text{D}_{\text{OUT}}$  (Data Out 1, Data Out 2, Data Out N) and the  $\text{Hi-Z}$  state.

**NOTE 1:** Implementing  $\overline{\text{WE}}$  at  $\overline{\text{RAS}}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.


## Extended Data Out Mode Write Cycle




■ : "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

## Hidden Refresh Cycle (Read)




## Hidden Refresh Cycle (Write)



■ : "H" or "L"



## Self Refresh Cycle (Sleep Mode)




: "H" or "L"

### NOTES:


1. Address is "H" or "L"
2. Once  $t_{RASS}$  (min) is provided and  $\overline{RAS}$  remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
3. If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies.  
 If  $t_{RASS} \leq t_{CHD}$  (min) then  $t_{CHS}$  applies.

## RAS Only Refresh Cycle




Note:  $\overline{\text{WE}}$ ,  $\text{D}_{\text{IN}}$  are "H" or "L"

## CAS Before RAS Refresh Cycle





NOTE: Address is "H" or "L"

## Layout Drawing



$$A = \begin{array}{c|c} 3.3V & 5.0V \\ \hline 3.175 & 6.35 \\ .125 & .246 \end{array}$$



**Note:** All dimensions are typical unless otherwise stated.

Millimeters  
Inches



IBM11S1325LP IBM11S2325LP  
IBM11S1325LM IBM11S2325LM  
1M/2M x 32 SO DIMM Module

## Revision Log

| Rev  | Contents of Modification                                                                                                                          |
|------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| 4/96 | Initial release of combined spec for 1M x 32, 2M x 32. Includes -6R speed sort offering.<br>(originally released as spec #'s 50H4742 and 50H4743) |

75H1720  
SA14-4472-00  
Revised 4/96

©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.

Page 21 of 21

■ 9006146 0004007 7T2 ■