



4M x 64 144 PIN SO DIMM

Features

- 144 Pin JEDEC Standard, 8 Byte Small Outline Dual In-line Memory Module with 8 Byte busses
- 4Mx64 Fast Page Mode SO DIMM
- Performance:

		-50	-60
t _{RAC}	RAS Access Time	50ns	60ns
t _{CAC}	CAS Access Time	13ns	15ns
t _{AA}	Access Time From Address	25ns	30ns
t _{RC}	Cycle Time	90ns	110ns
t _{PC}	Fast Page Mode Cycle Time	35ns	40ns

- All inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply

- Au contacts
- Optimized for byte-write non-parity applications
- · System Performance Benefits:
 - Reduced noise (18 V_{SS}/18V_{CC} pins)
 - Byte write, byte read accesses
 - Serial PDs
- Fast Page Mode, Read-Modify-Write Cycles
- Refresh Modes: RAS-Only, CBR Hidden Refresh and Self Refresh
- · 4096 refresh cycles distributed across 256ms
- 12/10 addressing (Row/Column)
- Card size: 2.66" x 1.0" x 0.149"
- · DRAMS in TSOP Package

Description


IBM11T4640MP is an industry standard 144-pin 8-byte Small Outline Dual In-line Memory Module (SO DIMM) which is organized as a 4Mx64 high speed memory array designed for use in non-parity applications. The SO DIMM uses 4 4Mx16 DRAMs in TSOP packages.

This card uses *serial presence detects* implemented via a serial EEPROM using the two pin I²C Protocol. This communication protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock

data between the master (ex: The System Microprocessor) and the slave EEPROM device. The device address for the EEPROM is set to zero at the card. The first 128 bytes are utilized by the SO DIMM manufacturer and the second 128 bytes are available to the end user.

All IBM 144-pin SO DIMMs provide a high performance, flexible 8-byte interface in a 2.66" long space-saving footprint. Related products are the 1Mx64, 2Mx64 and the x72 (ECC) SO DIMMs.

Card Outline



54H8479 SA14-4470-03 Revised 12/96



Pin Description

RAS0	Row Address Strobe
CAS0 - CAS7	Column Address Strobe
WE	Read/write Input
ŌĒ	Output Enable
A0 - A11	Address Inputs
DQ0 - DQ63	Data Input/Output
V _{CC}	Power (3.3V)
V _{SS}	Ground
NC	No Connect
SCL	Serial Presence Detect Clock Input
SDA	Serial Presence Detect Data Input

Pinout


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	2	V _{SS}	73	ŌĒ	74	NC
3	DQ0	4	DQ32	75	V _{SS}	76	V_{SS}
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	Vcc	82	Vcc
11	V _{CC}	12	v_{cc}	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	V _{SS}	92	V_{SS}
21	V _{SS}	22	V_{SS}	93	DQ20	94	DQ52
23	CAS ₀	24	CAS4	95	DQ21	96	DQ53
25	CAS1	26	CAS5	97	DQ22	98	DQ54
27	V _{CC}	28	V _{CC}	99	DQ23	100	DQ55
29	A0	30	А3	101	V _{CC}	102	V _{CC}
31	A1	32	A 4	103	A6	104	A 7
33	A2	34	A 5	105	A8	106	A11
35	V_{SS}	36	V_{SS}	107	V _{SS}	108	V_{SS}
37	DQ8	38	DQ40	109	A9	110	A12
39	DQ9	40	DQ41	111	A10	112	A13
41	DQ10	42	DQ42	113	V _{CC}	114	v_{cc}
43	DQ11	44	DQ43	115	CAS ₂	116	CAS6
45	V _{CC}	46	V _{CC}	117	CAS3	118	CAS ₇
47	DQ12	48	DQ44	119	V _{SS}	120	V_{SS}
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	V _{SS}	56	V_{SS}	127	DQ27	128	DQ59
57	NC	58	NC	129	V _{CC}	130	v_{cc}
59	NC	60	NC	131	DQ28	132	DQ60
	VOLTAG	E KEY		133	DQ29	134	DQ61
61	DU	62	DU	135	DQ30	136	DQ62
63	V _{CC}	64	V _{CC}	137	DQ31	138	DQ63
65	DU	66	DU	139	V _{SS}	140	V_{SS}
67	WE	68	NC	141	SDA	142	SCL
69	RAS0	70	NC	143	V _{CC}	144	V _{CC}
71	NC	72	NC				
Note:	All pin assig	nments	are consi	stent for	all 8 Byte	versions	

Ordering Information

Part Number	Organization	Speed	Leads	Dimension	Power
IBM11T4640MP-50T	4Mx64	50ns	Au	2.66"x1.0"x 0.149"	3.3V
IBM11T4640MP-60T	4Mx64	60ns	Au	2.66"x1.0"x 0.149"	3.3V



Block Diagram



54H8479 SA14-4470-03 Revised 12/96



Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	DQx
Standby		Н	Χ	Χ	Χ	Χ	Χ	High Impedance
Read		L	L	Н	L	Row	Col	Valid Data Out
Early-Write		L	L	L	Х	Row	Col	Valid Data In
Read Modify Write		L	L	H→L	L→H	Row	Col	Valid Data In/Out
Fast Page Mode - Read 1st Cycle		L	H→L	Н	L	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	L	N/A	Col	Valid Data Out
Fast Page Mode - Write 1st Cycle	Fast Page Mode - Write 1st Cycle		H→L	L	Χ	Row	Col	Valid Data In
Subsequent Cycles		L	H→L	L	Х	N/A	Col	Valid Data In
Fast Page Mode - RMW 1st Cycle	•••••	L	H→L	H→L	L→H	Row	Col	Valid Data In/Out
Subsequent Cycles		L	H→L	H→L	L→H	N/A	Col	Valid Data In/Out
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	X	X	High Impedance
	Read	L→H→L	L	Н	L	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	Н	L	Row	Col	Data In

Serial Presence Detect

						••••••	5	SPD Ent	ry	••••••		
			SPD Entry	Binary								Hex
Byte#	Description		Value	Bit 7	Bit 6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	пех
0	Number of SPD Bytes		128	1	0	0	0	0	0	0	0	80
1	Total # Bytes in Serial PD		256	0	0	0	0	1	0	0	0	80
2	Memory Type		FPM	0	0	0	0	0	0	0	1	01
3	# of Row Addresses		12	0	0	0	0	1	1	0	0	0C
4	# of Column Addresses	***************************************	10	0	0	0	0	1	0	1	0	OA
5	# of Sodimm Banks		1	0	0	0	0	0	0	0	1	01
6	Module Data Width		64	0	1	0	0	0	0	0	0	40
7	Module Data Width (Cont.)		0	0	0	0	0	0	0	0	0	00
8	Module Interface Levels		LVTTL	0	0	0	0	0	0	0	1	01
9	D A	50ns	50	0	0	1	1	0	0	1	0	32
9	Ras Access	60ns	60	0	0	1	1	1	1	0	0	3C
10	C A	13ns	13	0	0	0	0	1	1	0	1	0D
10	Cas Access	15ns	15	0	0	0	0	1	1	1	1	OF
11	Dimm Config(Error Det/Corr	·.)	None	0	0	0	0	0	0	0	0	00
12	Refresh Rate/Type		4x(62.5us)	1	0	0	0	0	1	0	0	84
13	Primary DRAM Type Organization		x16	0	0	0	1	0	0	0	0	10
14	Secondary DRAM Type Organization		undefined	0	0	0	0	0	0	0	0	00



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
Vcc	Power Supply Voltage	-0.5 to +4.6		1
v_{IN}	Input Voltage	-0.5 to min (V _{CC} + 0.5, 4.6)	٧	1
VIN/OUT(SPD)	Input Voltage(Serial PD Device)	-0.3 to 6.5	٧	1
Vout	Output Voltage	-0.5 to min (V _{CC} + 0.5, 4.6)	٧	1
TOPR	Operating Temperature	0 to +70	°C	1
^T STG	Storage Temperature	-55 to +150	°C	1
P_{D}	Power Dissipation	2.4	w	1
lout	Short Circuit Output Current 50		mA	1

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated is not implied. Exposure to absolute maximum rating condition for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

	Parameter					
Vcc	Supply Voltage	3.0	3.3	3.6	٧	1
V _{IH}	Input High Voltage	2.0	_	V _{CC} + 0.3	٧	1, 2
VIH(SPD)	Input High Voltage(Serial PD Device)	V _{CC} x 0.7	_	V _{CC} + 0.5	٧	1, 2
V _{IL}	Input Low Voltage	-0.3	_	0.8	٧	1, 2
V _{IL(SPD)}	Input Low Voltage(Serial PD Device)	-0.3	_	V _{CC} x 0.3	٧	1, 2
V _{OL(SPD)}	Output Low Voltage(Serial PD Device) IOL = 3ma	_	_	0.4	٧	

^{1.} All voltages referenced to Vss.

Capacitance $(T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 0.3\text{V})$

	Parameter	Max	Units
C _{I1}	Input Capacitance (A0-A9)	48	pF
C _{I2}	Input Capacitance (RAS, WE, OE)	56	pF
C _{l3}	Input Capacitance (CAS)	15	pF
C _{I4}	Input Capacitance (SCL)	8	pF
C _{IO1}	Input/Output Capacitance (DQ0-63)	12	pF
C _{IO2}	Input/Output Capacitance (SDA)	10	pF

54H8479 SA14-4470-03 Revised 12/96

^{2.} V_{IH} may overshoot to V_{CC} + 2.0V for pulse widths of ≤ 4.0ns . Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns. Pulse widths measured at 50% points with amplitude measured peak to DC reference.



DC Electrical Characteristics $(T_A=0 \text{ to } +70^{\circ}\text{C}, \ V_{CC}=3.3\text{V} \pm 0.3\text{V})$

Symbol	Parameter		Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current	-50		700	mA	1, 2, 3
	(RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	-60	_	580		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		_	8.1	mA	
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode	-50		580	mA	1 2
ICC3	$(\overline{RAS} \text{ Cycling}, \overline{CAS} = V_{IH}; t_{RC} = t_{RC} \text{ min})$	-60	—	480	IIIA	1, 3
1	Fast Page Mode Current Average Power Supply Current, Fast Page Mode	-50	_	360	А	100
I _{CC4}	(RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} min)	-60	—	320	mA	1, 2,
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V_{CC} - 0.2V)	rent			μА	
	CAS Before RAS Refresh Current Average Power Supply Current during Self Refresh CBR cycle with RAS, CAS, Cycling: t _{RC} = t _{RC} min)	-50		600	A	1, 3
I _{CC6}		-60	_	500	mA	
I _{CC7}	Self Refresh Current Average Power Supply Current during Self Refresh CBR cycle with $\overline{RAS} \ge t_{RASS}$ (min); \overline{CAS} held low; $\overline{WE} = V_{CC}$ -0.2V; Addresses and $D_{IN} = V_{CC}$ -0.2V OR 0.2.		_	1700	μА	
	Input Leakage Current	RAS, WE, OE, ADD	-40	+40	_	
I _{I(L)}	Input Leakage Current, any input (0.0 \leq V _{IN} \leq (V _{CC} + 0.3V)), All Other Pins Not Under Test = 0V x=y	CAS	-10 +10		μA	
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$)		-10	+10	μА	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	V _{CC}	٧	
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +4.2mA)		0.0	0.4	٧	

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.



AC Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 3.3V \pm 0.3V$)

- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 100μs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 3. AC measurements assume $t_T = 2ns$.
- 4. Valid column addresses are A0 through A8.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Cumbal	Parameter		-50		60	Unit	Notes
Symbol	raiametei	Min	Max	Min	Max	Uniii	Notes
t _{RC}	Random Read or Write Cycle Time	90	_	110	_	ns	
t _{RP}	RAS Precharge Time	30	_	40	_	ns	
t _{CP}	CAS Precharge Time	10	_	10	_	ns	
t _{RAS}	RAS Pulse Width	50	100K	60	100K	ns	
t _{CAS}	CAS Pulse Width	13	100K	15	100K	ns	
t _{ASR}	Row Address Setup Time	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	8	_	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	0	_	ns	
t _{CAH}	Column Address Hold Time	10	_	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	18	37	20	45	ns	1
t _{RAD}	RAS to Column Address Delay Time	13	25	15	30	ns	2
t _{RSH}	RAS Hold Time	13	_	15	_	ns	
t _{CSH}	CAS Hold Time	50	_	60	_	ns	
t _{CRP}	CAS to RAS Precharge Time	5	_	5	_	ns	
t _{OED}	OE to D _{IN} Delay Time	13	_	15	_	ns	3
t _{DZO}	OE Delay Time from D _{IN}	0		0		ns	4
t _{DZC}	CAS Delay Time from D _{IN}	0	_	0	_	ns	4
t⊤	Transition Time (Rise and Fall)	3	30	3	30	ns	

Operation within the t_{RCD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled by t_{CAC}.

54H8479 SA14-4470-03 Revised 12/96

Operation within the t_{RAD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RAD}(max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

^{3.} Either t_{CDD} or t_{OED} must be satisfied.

^{4.} Either t_{DZC} or t_{DZO} must be satisfied.



Write Cycle

Symbol	Parameter	-5	50	-60		Unit	Notes
Symbol		Min	Max	Min	Max	Offic	Mores
t _{wcs}	Write Command Set Up Time	0	_	0	_	ns	1
t _{wcH}	Write Command Hold Time	8	—	10	_	ns	
t _{WP}	Write Command Pulse Width	8	_	10	_	ns	
t _{RWL}	Write Command to RAS Lead Time	13	_	15	_	ns	
t _{cwL}	Write Command to CAS Lead Time	13	—	15	_	ns	
t _{DS}	D _{IN} Setup Time	0	_	0	_	ns	2
t _{DH}	D _{IN} Hold Time	10	—	10	_	ns	2

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPW} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.) and t_{CPW} ≥ t_{CPW}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

^{2.} These parameters are referenced to $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.



Read Cycle

Symbol	Parameter	-5	50	-6	30	Unit	Notes
Symbol	Falallielei	Min	Max	Min	Max	Ullit	Notes
t _{RAC}	Access Time from RAS	_	50	_	60	ns	1, 2, 4
t _{CAC}	Access Time from CAS	_	13	_	15	ns	1, 4
t _{AA}	Access Time from Address	_	25	_	30	ns	2, 4
t _{OEA}	Access Time from OE	_	13	-	15	ns	4
t _{RCS}	Read Command Setup Time	0	—	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	_	0	_	ns	5
t _{RRH}	Read Command Hold Time to \overline{RAS}	0	—	0	_	ns	5
t _{RAL}	Column Address to RAS Lead Time	25	_	30	_	ns	
t _{CLZ}	CAS to Output in Low-Z	0	_	0	_	ns	
t _{OH}	Output Data Hold	3	_	3	_	ns	
t _{OHO}	Output Data Hold from OE	3	_	3	_	ns	
t _{CDD}	CAS to D _{IN} Delay Time	13	_	15	-	ns	3
t _{OEZ}	Output Buffer Turn-off Delay from OE	_	13	_	15	ns	6
t _{OFF}	Output Buffer Turn-off Delay	_	13	_	15	ns	6

- Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 2. Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.
- 3. Either t_{CDD} or t_{OED} must be satisfied.
- 4. Measured with the specified current load and 100pF.
- 5. Either t_{RCH} or t_{RRH} must be satisfied.
- 6. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.



Read-Modify-Write Cycle

Symbol	Parameter	1	50	-60	Lleit	Notes	
Symbol	Falanielei	Min	Max	Min	Max	Unit ns ns ns	140163
t _{RWC}	Read-Modify-Write Cycle Time	126	_	150	_	ns	
t _{RWD}	RAS to WE Delay Time	68	—	80	_	ns	1
t _{CWD}	CAS to WE Delay Time	31	_	35	_	ns	1
t _{AWD}	Column Address to WE Delay Time	43	_	50	_	ns	1
t _{OEH}	OE Command Hold Time	13	_	15	_	ns	

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPW} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.) and t_{CPW} ≥ t_{CPW}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

Fast Page Mode Cycle

Summin al	Devende		-50		60	Units	Netes
Symbol	Parameter	Min.	Max.	Min.	Мах.	Ullits	Notes
t _{PC}	Fast Page Mode Cycle Time	35	-	40	_	ns	
t _{RASP}	EDO Page Mode RAS Pulse Width	50	200K	60	200K	ns	
t _{CPRH}	RAS Hold Time from CAS Precharge	30	_	35	_	ns	
t _{CPA}	Access Time from CAS Precharge	_	30	_	35	ns	1

^{1.} Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.

Fast Page Mode Read-Modify-Write Cycle

			-50	-60		Units
Symbol	ol Parameter	Min.	Max.	Min.	Max.	
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	71	_	80	—	ns
t _{CPW}	WE Delay Time from CAS Precharge	48		55		ns

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.), and t_{CPWD} ≥ t_{CPWD}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.



Refresh Cycle

Symbol	Parameter	•	50	`	60	Lleit	NI-4
Symbol	Parameter	Min Max	Min	Max	Unit	Notes	
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
t _{WRH}	WE Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	0	_	0	_	ns	
t _{REF}	Refresh Period	_	256		256	ms	1

^{1. 4096} refreshes are required every 256ms.

Self Refresh Cycle

C	D	-5	50	-6	30	11	Notes
Symbol	Parameter	Min	Max	Min	Max	Unit μs	
t _{RASS}	RAS Pulse Width During Self Refresh Cycle	100	_	100	-	•	1
t _{RPS}	RAS Precharge Time During Self Refresh Cycle)	84	_	104	_	ns	1
t _{CHS}	CAS Hold Time During Self Refresh Cycle)	50	_	50	_	ns	1

^{1.} When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.




Presence Detect Read and Write Cycle

Symbol	Parameter	Min	Max	Unit	Notes
f _{SCL}	SCL Clock Frequency		100	kHZ	
T _I	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t _{AA}	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
^t HD:STA	Start Condition Hold Time	4.0		μs	
t _{LOW}	Clock Low Period	4.7		μs	
ţнідн	Clock High Period	4.0		μs	
^t su:sta	Start Condition Setup Time(for a Repeated Start Condition)	4.7		μs	
thd:dat	Data in Hold Time	0		μs	
^t su:DAT	Data in Setup Time	250		ns	
t _r	SDA and SCL Rise Time		1	μs	
t _f	SDA and SCL Fall Time		300	ns	
t _{su:sto}	Stop Condition Setup Time	4.7		μs	
t _{DH}	Data Out Hold Time	300		ns	
t _{WR}	Write Cycle Time		10	ms	1

^{1.} The write cycle time(tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.




Read Cycle



54H8479 SA14-4470-03 Revised 12/96



Write Cycle (Early Write)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

54H8479 SA14-4470-03 Revised 12/96



Write Cycle (Late Write)




NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

54H8479 SA14-4470-03 Revised 12/96



Read-Modify-Write-Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

54H8479 SA14-4470-03 Revised 12/96




Fast Page Mode Read Cycle



54H8479 SA14-4470-03 Revised 12/96




Fast Page Mode Write Cycle






Fast Page Mode Read-Modify-Write Cycle




54H8479 SA14-4470-03 Revised 12/96



RAS Only Refresh Cycle






Note: \overline{WE} , \overline{OE} , D_{IN} are "H" or "L"



CAS Before **RAS** Refresh Cycle




Note: Addresses are "H" or "L"

54H8479 SA14-4470-03 Revised 12/96




Hidden Refresh Cycle (Read)






Hidden Refresh Cycle (Write)



54H8479 SA14-4470-03 Revised 12/96



Self Refresh Cycle (Sleep Mode) - Low Power version only






NOTE: Address and OE are "H" or "L"

Once t_{RASS} (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."



Presence Detect (EEPROM) Bus Timing



Presence Detect Operation

Clock and Data Conventions: Data states on the SDA line can change only during SCL low. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 1 & Figure 2).

Start Condition: All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is high. The serial PD device continuously monitors the ŠDA and SCL lines for the start condition and will not respond to any command until this condition has been met.


Stop Condition: All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop con- Figure 2. Definition of Start & Stop dition is also used to place the serial PD device into standby power mode.

Acknowledge: Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The PD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, The PD device, will respond with an acknowledge after the receipt of each subsequent eight bit word. In the read mode the PD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no

stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 1. Data Window








Figure 3. Acknowledge Response From Receiver



54H8479 SA14-4470-03 Revised 12/96



Layout Drawing



Note: All dimensions are typical unless otherwise stated. $\frac{\text{MILLIMETERS}}{\text{INCHES}}$

©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

54H8479 SA14-4470-03 Revised 12/96



Revision Log

Rev	Contents of Modification
4/96	Initial Release.
7/96	Corrected typo in Features
8/96	Corrected typo's in DC ElectricalCharacteristics table
11/96	Corrected typo's Changed t _{ODD} to t _{OED}