

## 8M x 72 1 Bank Registered/Buffered SDRAM Module

#### **Features**

- 168-Pin Registered 8-Byte Dual In-Line Memory Module
- 8Mx72 Synchronous DRAM DIMM
- · Performance:

		-10		-260, (PC	Units	
		Reg.	Buff.	Reg.	Buff	
DIMM CAS Latency		3	2	3	2	
$f_{CK}$	Clock Frequency	66	66	100	100	MHz
$t_{CK}$	Clock Cycle	15	15	10	10	ns
t <sub>AC</sub>	Clock Access Time	9.7	9.7	7.7	7.7	ns

- Intended for 66/100MHz and PC100 applications
- Inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Single Pulsed RAS interface
- · SDRAMs have four internal banks
- · Module has one physical bank

- · Fully Synchronous to positive Clock Edge
- · Programmable Operation:
  - DIMM CAS Latency:3, 4 (Registered mode), 2, 3 (Buffered mode)
  - Burst Type: Sequential or Interleave
  - Burst Length: 1, 2, 4, 8, Full-Page (Full-Page supports Sequential burst only)
  - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- · Data Mask for Byte Read/Write control
- · Auto Refresh (CBR) and Self Refresh
- · Automatic and controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 12/9/2 Addressing (Row/Column/Bank)
- · 4096 refresh cycles distributed across 64ms
- Card size: 5.25" x 1.5" x 0.157"
- · Gold contacts
- SDRAMs in TSOP Type II Package

### **Description**

IBM13M8734HCC is a registered 168-Pin Synchronous DRAM Dual In-Line Memory Module (DIMM) organized as an 8Mx72 high-speed memory array. The DIMM uses nine 8Mx8 SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data-transfer rates of up to 100 MHz by employing a prefetch/pipeline hybrid architecture that synchronizes the output data to a system clock.

The DIMM is intended for use in applications operating from 66MHz to 100 MHz, PC100, memory bus speeds, and/or heavily loaded bus applications. All control and address signals are re-driven through registers/buffers to the SDRAM devices. The DIMM can be operated in either registered mode (REGE pin tied high), where the control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock), or in buffered mode (REGE pin tied low) where the input signals pass through the register/buffer to the SDRAM devices on the same clock. XTK simulation models of the DIMM are available to determine which mode to design for.

A phase-lock loop (PLL) on the DIMM is used to redrive the clock signals to the SDRAM devices to minimize system clock loading. (CK0 is connected to the

PLL, and CK1, CK2, and CK3 are terminated on the DIMM.) A single clock enable (CKE0) controls all devices on the DIMM, enabling the use of SDRAM power-down modes.

Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst type/length/operation type must be programmed into the DIMM by address inputs A0-A9 using the mode register set cycle. The DIMM  $\overline{\text{CAS}}$  latency when operated in buffered mode is the same as the device  $\overline{\text{CAS}}$  latency as specified in the SPD EEPROM. The DIMM  $\overline{\text{CAS}}$  latency when operated in registered mode is one clock later due to the address and control signals being clocked to the SDRAM devices.


The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD data are programmed and locked by the DIMM manufacturer. The last 128 bytes are available to the customer and may be write protected by providing a high level to pin 81 on the DIMM. An on-board pulldown resistor keeps this in the write-enable mode.

All IBM 168-pin DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.



#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

# **Card Outline**



# **Pin Description**

CK0 - CK3	Clock Inputs	DQ0 - DQ63	Data Input/Output
CKE0	Clock Enable	CB0 - CB7	Check Bit Data Input/Output
RAS	Row Address Strobe	DQMB0 - DQMB7	Data Mask
CAS	Column Address Strobe	V <sub>DD</sub>	Power (3.3V)
WE	Write Enable	V <sub>SS</sub>	Ground
<del>S0</del> , <del>S2</del>	Chip Selects	NC	No Connect
A0 - A9, A11	Address Inputs	SCL	Serial Presence Detect Clock Input
A10/AP	Address Input/Autoprecharge	SDA	Serial Presence Detect Data Input/Output
BA0, BA1, (A13, A12)	SDRAM Bank Address Inputs	SA0-2	Serial Presence Detect Address Inputs
WP	SPD Write Protect	REGE	Register Enable



## **Pinout**

Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	$V_{SS}$	85	$V_{SS}$	22	CB1	106	CB5	43	V <sub>SS</sub>	127	V <sub>SS</sub>	64	V <sub>SS</sub>	148	V <sub>SS</sub>
2	DQ0	86	DQ32	23	$V_{SS}$	107	V <sub>SS</sub>	44	NC	128	CKE0	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	<u>52</u>	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	DQMB 2	130	DQMB 6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	$V_{DD}$	110	V <sub>DD</sub>	47	DQMB 3	131	DQMB 7	68	V <sub>SS</sub>	152	V <sub>SS</sub>
6	$V_{DD}$	90	$V_{DD}$	27	WE	111	CAS	48	NC	132	NC	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	DQMB0	112	DQMB 4	49	V <sub>DD</sub>	133	$V_{DD}$	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	DQMB1	113	DQMB 5	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	<u>50</u>	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	NC	115	RAS	52	CB2	136	CB6	73	$V_{DD}$	157	$V_{DD}$
11	DQ8	95	DQ40	32	$V_{SS}$	116	V <sub>SS</sub>	53	CB3	137	CB7	74	DQ28	158	DQ60
12	$V_{SS}$	96	$V_{SS}$	33	A0	117	A1	54	V <sub>SS</sub>	138	$V_{SS}$	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	АЗ	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A4	119	<b>A</b> 5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	<b>A</b> 7	57	DQ18	141	DQ50	78	V <sub>SS</sub>	162	V <sub>SS</sub>
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	CK2	163	СКЗ
17	DQ13	101	DQ45	38	A10/AP	122	BA0	59	$V_{DD}$	143	$V_{DD}$	80	NC	164	NC
18	$V_{DD}$	102	$V_{DD}$	39	BA1	123	A11	60	DQ20	144	DQ52	81	WP	165	SA0
19	DQ14	103	DQ46	40	$V_{DD}$	124	$V_{DD}$	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	$V_{DD}$	125	CK1	62	NC		NC	83	SCL	167	SA2
21	CB0	105	CB4	42	CK0	126	NC	63	NC	147	REGE	84	$V_{DD}$	168	$V_{DD}$

Note: All pin assignments are consistent with all 8-byte unbuffered versions.


# **Ordering Information**

Part Number	Organization	Clock Cycle	CAS Latency	Access Time	Leads	Dimension	Power
IBM13M8734HCC-260T		10	2	6.0ns			
IBM13M8734HCC-360T	8Mx72	10ns	3	6.0ns	Gold	5.25" x 1.5" x 0.157"	3.3V
IBM13M8734HCC-10T		15ns	3	8.0ns			




#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

## x72 ECC SDRAM DIMM Block Diagram (1 Bank, x8 SDRAMs)





## **Clock Wiring**





#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

# **Input/Output Functional Description**

Symbol	Type	Signal	Polarity	Function
CK0 - CK3	Input	Pulse	Positive Edge	The system clock inputs. All the SDRAM inputs are sampled on the rising edge of their associated clock. CK0 drives the PLL. CK1, CK2, and CK3 are terminated.
CKE0	Input	Level	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, the Suspend mode, or the Self Refresh mode.
<u>50,</u> <u>52</u>	Input	Pulse	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the operation to be executed by the SDRAM.
BA0, 1	Input	Level	_	Selects which SDRAM bank of four is activated.
A0 - A9, A11 A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge.  During a Read or Write command cycle, A0-A8 defines the column address (CA0-CA8) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled.  During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, then BA0 and BA1 are used to define which bank to precharge.
DQ0 - DQ63, CB0 - CB7	Input Output	Level	_	Data and Check Bit Input/Output pins.
DQMB0 - DQMB7	Input	Pulse	Active High	The Data Input/Output masks, associated with one data byte, place the DQ buffers in a high impedance state when sampled high. In Read mode, DQMB has a latency of two clock cycles in Buffered mode or three clock cycles in Registered mode, and controls the output buffers like an output enable.  In Write mode, DQMB has a zero clock latency in Buffered mode and a latency of one clock cycle in Registered mode. In this case, DQMB operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high.
V <sub>DD</sub> , V <sub>SS</sub>	Supply			Power and ground for the module.
REGE	Input	Level	Active High (Register Mode Enable)	The Register Enable pin is used to permit the DIMM to operate in Buffered mode (inputs re-driven asynchronously) or Registered mode (signals re-driven to SDRAMs when clock rises, and held valid until next rising clock).
SA0 - 2	Input	Level	_	These signals are tied at the system planar to either ${ m V}_{ m SS}$ or ${ m V}_{ m DD}$ to configure the SPD EEPROM.
SDA	Input Output	Level	_	This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to $V_{DD}$ to act as a pullup.
SCL	Input	Pulse	_	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to $V_{DD}$ to act as a pullup.
WP	Input	Level	Active High	This signal is pulled low on the DIMM to enable data to be written into the last 128 bytes of the SPD EEPROM.



## **Serial Presence Detect (Part 1 of 3)**

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during	g Production	128	80	
1	Total Number of Bytes in Serial PD device	9	256	08	
2	Fundamental Memory Type		SDRAM	04	
3	Number of Row Addresses on Assembly		12	0C	
4	Number of Column Addresses on Assemb	bly	9	09	
5	Number of DIMM Banks		1	01	
6 - 7	Data Width of Assembly		x72	4800	
8	Assembly Voltage Interface Levels		LVTTL	01	
9	SDRAM Device Cycle Time (CL = 3)		10.0ns	A0	1, 2
		-260	6.0ns	60	
10	SDRAM Device Access Time from Clock at CL=3	-360	6.0ns	60	
	5,000K dt 52=5	-10	8.0ns	80	
11	Assembly Error Detection/Correction Scheme		ECC	02	
12	Assembly Refresh Rate/Type		SR/1X(15.625us)	80	
13	SDRAM Device Width		x8	08	
14	Error Checking SDRAM Device Width		x8	08	
15	SDRAM Device Attr: Min Clk Delay, Rand	lom Col Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths	Supported	1, 2, 4, 8, Full Page	8F	
17	SDRAM Device Attributes: Number of De	vice Banks	4	04	
18	SDRAM Device Attributes: CAS Latency		2, 3	06	
19	SDRAM Device Attributes: CS Latency		0	01	
20	SDRAM Device Attributes: WE Latency		0	01	
21	SDRAM Module Attributes		Registered/Buffered with PLL	IF	
22	SDRAM Device Attributes: General		Write-1/Read Burst, Pre- charge All, Auto-Precharge	0E	
20	Minimum Clock Cyclt CLV 1/CL C	-260	10.0ns	A0	1, 2
23	Minimum Clock Cycle at CLX-1 (CL = 2)	-360, -10	15.0ns	F0	
0.4	Maximum Data Access Time (t <sub>AC</sub> ) from	-260	6.0ns	60	
24	Clock at CLX-1 (CL = 2)	-360, -10	9.0ns	90	

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).

<sup>2.</sup> Minimum application clock cycle time for the -260 and -360 is 10ns (100MHz), and for -10 is 15ns (66MHz).

<sup>3.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>4. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.

<sup>5.</sup> rr = ASCII coded revision code byte "R".

<sup>6.</sup> ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).

<sup>7.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).

<sup>8.</sup> ss = Serial number data byte, 00-FF (Hex).



#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

#### Serial Presence Detect (Part 2 of 3)

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
25	Minimum Clock Cycle Time at CLX-2 (CL	= 1)	N/A	00	
26	Maximum Data Access Time ( $t_{AC}$ ) from C (CL = 1)	lock at CLX-2	SPD Entry Value (Hexadecimal)		
07	Minimum Row Precharge Time (t <sub>BP</sub> )	-260, -360	20.0ns	14	
27	Milliniani now Frechaige Time (I <sub>RP</sub> )	-10	30.0ns	1E	
28	Minimum Row Active to Row Active delay	' (t <sub>RRD</sub> )	20.0ns	14	
	Minimum RAS to CAS delay (t <sub>RCD</sub> )	-260, -360	20.0ns	14	
29	Minimum HAS to CAS delay (t <sub>RCD</sub> )	-10	30.0ns	1E	
	Minimum DAG Dulan siahla (4)	-260, -360	50.0ns	32	
30	Minimum RAS Pulse width (t <sub>RAS</sub> )	-10	60.0ns	3C	
31	Module Bank Density		64MB	10	
00	Address and Command Setup Time Before Clock	-260, -360	2.0ns	20	
32		-10	3.0ns	30	
33	Address and Command Hold Time After	-260, -360	1.0ns	10	
33	Clock	-10	1.0ns	10	
0.4	Data la sut Catur Tima Batana Clask	-260, -360	2.0ns	20	
34	Data Input Setup Time Before Clock	-10	3.0ns	30	
0.5	Data land Hald Time Affan Olada	-260, -360	1.0ns	10	
35	Data Input Hold Time After Clock	-10	1.0ns	10	
36 - 61	Reserved		Undefined	00	
60	CDD Dt-t	-260, -360	PC100 1.2A	12	
62	SPD Revision	-10	02	02	
63	Checksum for bytes 0 - 62		Checksum Data	сс	3
64 - 71	Manufacturers' JEDEC ID Code		IBM	A400000000000000	
70	Accomply Manufacturing Location		Toronto, Canada	91	
72	Assembly Manufacturing Location		Vimercate, Italy	53	

<sup>1.</sup> In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM  $\overline{CAS}$  latency).

<sup>2.</sup> Minimum application clock cycle time for the -260 and -360 is 10ns (100MHz), and for -10 is 15ns (66MHz).

<sup>3.</sup> cc = Checksum Data byte, 00-FF (Hex).

<sup>4. &</sup>quot;R" = Alphanumeric revision code, A-Z, 0-9.

<sup>5.</sup> rr = ASCII coded revision code byte "R".

<sup>6.</sup> ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).

<sup>7.</sup> yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex).

<sup>8.</sup> ss = Serial number data byte, 00-FF (Hex).



## **Serial Presence Detect (Part 3 of 3)**

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
		-260	ASCII '13M8734HC"R"- 260T'	31334D383733344843rr 2D32363054202020	
73 - 90	Assembly Part Number	-360	ASCII '13M8734HC"R"- 360T'	31334D383733344843rr 2D383054202020	4, 5
		-10	ASCII '13M8734HC"R"- 10T'	31334D383733344843rr 2D31305420202020	
91 - 92	Assembly Revision Code		"R" plus ASCII blank	rr20	5
93 - 94	Assembly Manufacturing Date		Year/Week Code	yyww	6, 7
95 - 98	Assembly Serial Number		Serial Number	sssssss	8
99 - 125	Reserved		Undefined	Not Specified	
400		-260, -360	100MHz	64	
126	Module Supports this Clock Frequency	-10	66MHz	66	
407	Attributes for clock frequency defined in	-260, -360	CLK0, CL=3, ConAP	85	
127	12/ D. 400	CL = 2, 3	06		
128 - 255	Open for Customer Use		Undefined	00	

- 1. In a registered DIMM, data is delayed an additional clock cycle due to the on-DIMM pipeline register (that is, Device CL [clock cycles] + 1 = DIMM CAS latency).
- 2. Minimum application clock cycle time for the -260 and -360 is 10ns (100MHz), and for -10 is 15ns (66MHz).
- 3. cc = Checksum Data byte, 00-FF (Hex).
- 4. "R" = Alphanumeric revision code, A-Z, 0-9.
- 5. rr = ASCII coded revision code byte "R".
- 6. ww = Binary coded decimal week code, 01-53 (Decimal) → 01-35 (Hex).
- 7.  $yy = Binary coded decimal year code, 00-99 (Decimal) <math>\rightarrow$  00-63 (Hex).
- 8. ss = Serial number data byte, 00-FF (Hex).



#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

# **Absolute Maximum Ratings**

Symbol	Paramete	r	Rating	Units	Notes
$V_{DD}$	Power Supply Voltage		-0.3 to +4.6		
		SDRAM Devices	-1.0 to +4.6		
	Input Voltage Serial PD De Register	Serial PD Device	-0.3 to +6.5	V	1
V <sub>IN</sub>		Register	0 - V <sub>DD</sub>		
V <sub>IN</sub> Input Voltage       V <sub>OUT</sub> Output Voltage       T <sub>A</sub> Operating Temperature (ambient)	PLL	0 - V <sub>DD</sub>			
	0.1.1.	SDRAM Devices	-1.0 to +4.6		
VOUT	Output voltage	Serial PD Device	-0.3 to +6.5		
T <sub>A</sub>	Operating Temperature (ambient)		0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature		-55 to +125	°C	1
$P_{D}$	Power Dissipation		5.4	w	1, 2
l <sub>OUT</sub>	Short Circuit Output Current		50	mA	1
F <sub>MIN</sub>	Minimum Operating Frequency		66	MHz	

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reli-

# **Recommended DC Operating Conditions** (T<sub>A</sub>= 0 to 70°C)

Cumbal	Dorometer		Rating	Unito	Nietee		
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes	
$V_{DD}$	Supply Voltage	3.0	3.3	3.6	V	1	
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>DD</sub> + 0.3	V	1	
V <sub>IL</sub>	Input Low Voltage	-0.3	—	0.8	V	1	

<sup>2.</sup> Maximum power is calculated assuming the physical bank is in Auto Refresh Mode.




# $\textbf{Capacitance} \,\, (T_{A}\text{= }25^{\circ}\text{C},\, f\text{=}1\text{MHz},\, V_{DD}\text{= }3.3\text{V} \pm 0.3\text{V})$

Coursels al	D	Organization	11
Symbol	Parameter	x72 Max	Units
C <sub>I1</sub>	Input Capacitance (A0 - A9, A10/AP, A11, BA0, BA1)	11.5	pF
C <sub>I2</sub>	Input Capacitance (RAS)	10	pF
Cl3	Input Capacitance (CAS)	10	pF
C <sub>I4</sub>	Input Capacitance (S0, S2)	9.0	pF
C <sub>I5</sub>	Input Capacitance (CK0)	40	pF
C <sub>I6</sub>	Input Capacitance (DQMB0 - DQMB7)	9.5	pF
C <sub>I7</sub>	Input Capacitance (SA0 - SA2, SCL, WP)	9	pF
C <sub>I8</sub>	Input Capacitance (REGE)	10	pF
C <sub>l9</sub>	Input Capacitance (CK1 - CK3)	34	pF
C <sub>I10</sub>	Input Capacitance (CKE0)	9.5	pF
C <sub>I11</sub>	Input Capacitance (WE)	10	pF
C <sub>IO1</sub>	Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)	14	pF
C <sub>IO2</sub>	Input/Output Capacitance (SDA)	11	pF

#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

# **Device DC Output Load Circuit**



# Input/Output Characteristics ( $T_A$ = 0 to +70°C, $V_{DD}$ = 3.3V $\pm$ 0.3V)

Sumah al	Davama	<b>4</b>	x72		11-4-	NI-4
	Parame		Min.		0 μA 2 μA 2 μA	
	Input Leakage Current, any input	Address and Control Inputs	10	10		
l <sub>I(L)</sub>	$(0.0V \le V_{IN} \le 3.6V)$ , All Other Pins Not Under Test = 0V	DQ0-63, CB0 - 7	-2	+2	•	
1	Output Leakage Current $(D_{OUT}$ is disabled, $0.0V \le V_{OUT} \le 3.6V)$	DQ0-63, CB0 - 7	-2	+2		
IO(L)		SDA	-1	+1	•	
V <sub>OH</sub>	Output Level Output "H" Level Voltage (I <sub>OUT</sub> = -2.0mA)		2.4	V <sub>DD</sub>		4
V <sub>OL</sub>	Output Level Output "L" Level Voltage (I <sub>OUT</sub> = +2.0mA)		0.0	0.4	V	7



# Operating, Standby, and Refresh Currents ( $T_A=0$ to +70°C, $V_{DD}=3.3V\pm0.3V$ )

D	C	T4 C dial		Speed				
Parameter	Symbol	Test Condition	-260	-360	-10	Units	Notes	
Operating Current 1 bank operation	$t_{RC} = t_{RC}(\text{min}),  t_{CK} = \text{min}$ $\text{Active-Precharge command}$ $\text{cycling without burst operation}$		857	857 857	613	mA	1	
Precharge Standby Current in	I <sub>CC2P</sub>	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}}(\text{max}),  \text{t}_{\text{CK}} = \text{min}, \\ \hline \overline{\text{CS}} &= \text{V}_{\text{IH}}  (\text{min}) \end{aligned}$	191	191	127	mA	1	
ower Down Mode	I <sub>CC2PS</sub>	$\begin{aligned} \text{CKE0} &\leq \text{V}_{\text{IL}} \text{ (max), t}_{\text{CK}} = \text{Infinity,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \end{aligned}$	34	34	34	mA		
Precharge Standby Current in Non-Power Down Mode	I <sub>CC2</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{\text{IH}} \text{ (min), t}_{\text{CK}} = \text{min,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \end{aligned}$	497	497	343	mA	1	
	I <sub>CC2S</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{IH} \text{ (min), t}_{CK} = \text{Infinity,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{IH} \text{ (min)} \end{aligned}$	70	70	70	mA		
	I <sub>CC3</sub>	$\begin{aligned} \text{CKE0} &\geq \text{V}_{\text{IH}} \text{ (min), t}_{\text{CK}} = \text{min,} \\ &\overline{\text{S0}}, \overline{\text{S2}} = \text{V}_{\text{IH}} \text{ (min)} \end{aligned}$	542	542	388	mA	1	
No Operating Current (Active state: 4bank)	I <sub>CC3P</sub>	CKE0 ≤ V <sub>IL</sub> (max), t <sub>CK</sub> = min, <del>S0</del> , <del>S2</del> = V <sub>IH</sub> (min) (Power Down Mode)	245	245	181	mA	1	
Burst Operating Current (Active state: 4bank)	I <sub>CC4</sub>	t <sub>CK</sub> = min, Read command cycling	1262	1262	928	mA	1, 2	
Auto (CBR) Refresh Current	I <sub>CC5</sub>	t <sub>CK</sub> = min, CBR command cycling	1487	1487	1108	mA	1	
Self Refresh Current I <sub>CC6</sub> CKE0 ≤ 0.2V		34	34	34	mA			

<sup>1.</sup> These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of  $t_{CK}$  and  $t_{RC}$ . Input signals are changed once during  $t_{CK}(min)$ .  $t_{CK}(min)$  = 10ns (for -260 and -360) and 15ns (for -10).

<sup>2.</sup> The specified values are obtained with the DIMM data outputs open.




#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

#### **AC Characteristics** ( $T_A = 0$ to $+70^{\circ}$ C, $V_{DD} = 3.3$ V $\pm 0.3$ V)

- 1. An initial pause of 200µs, with CKE0 held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of eight Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
- 2. AC timing tests have  $V_{\rm IL}$  = 0.8V and  $V_{\rm IH}$  = 2.0V with the timing referenced to the 1.40V crossover point.
- 3. The Transition time is measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
- 4. AC measurements assume t<sub>T</sub>=1.2ns (1 Volt/ns rise).
- 5. In addition to meeting the transition rate specification, the clock and CKE must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner
- 6. A 1 ms stabilization time is required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal.

## **AC Characteristics Diagrams**





## **Clock and Clock Enable Parameters**

Symbol	rmbol Parameter		-260, (Device CL, t <sub>RCD</sub> , t <sub>RP</sub> = 2, 2, 2)		-360, (Device CL, t <sub>RCD</sub> , t <sub>RP</sub> = 3, 2, 3)		-10		Units	Notes
			Min.	Max.	Min.	Max.	Min.	Мах.		
t <sub>CK4</sub>	Clock Cycle Time, DIMM CAS Latency = 4	Registered	10	1000	10	1000	15	1000	ns	1
+	Clask Cycle Time DIMM CAS Lateray 2	Registered	10	1000	15	1000	15	1000	ns	1, 2
t <sub>CK3</sub>	Clock Cycle Time, DIMM CAS Latency = 3	Buffered	10	1000	10	1000	15	1000	ns	1, 2
t <sub>CK2</sub>	Clock Cycle Time, DIMM CAS Latency = 2	Buffered	10	1000	15	1000	15	1000	ns	1
t <sub>AC4</sub>	Clock Access Time, DIMM CAS Latency = 4	Registered	_	7.7	_	7.7	_	9.7	ns	1, 3
+	Clask Assess Time DIMM CAS Later at 2	Registered	_	7.7	_	10.7	_	10.7	ns	1, 3
t <sub>AC3</sub>	Clock Access Time, DIMM CAS Latency = 3	Buffered	_	7.7	_	7.7	_	9.7	ns	٠, ٥
t <sub>AC2</sub>	Clock Access Time, DIMM CAS Latency = 2	Buffered	_	7.7	_	10.7	_	10.7	ns	1, 3
t <sub>CKH</sub>	Clock High Pulse Width		3	_	3	_	3	_	ns	4
t <sub>CKL</sub>	Clock Low Pulse Width		3	_	3	_	3	_	ns	4
		Registered	2.0	_	2.0	_	2.0	_	ns	4
t <sub>CES</sub>	Clock Enable Set-up Time	Buffered	7.2	_	7.2	_	8.2	_	ns	1
+	Clock Enable Hold Time	Registered	1.6		1.6		1.6		ns	1
<sup>†</sup> CEH	Clock Enable Hold Time	Buffered	0.2	_	0.2	_	0.2		ns	1
t <sub>SB</sub>	Power Down mode Entry Time	***************************************	0	10	0	10	0	10	ns	
t <sub>T</sub>	Transition Time (Rise and Fall)		0.5	10	0.5	10	0.5	10	ns	

<sup>1.</sup> DIMM  $\overline{\text{CAS}}$  latency = device CL [clock cycles] + 1 for Register mode; DIMM  $\overline{\text{CAS}}$  latency is one clock less for Buffer mode.

<sup>2.</sup> For 66Mhz clock, DIMM CAS Latency = 3 is the standard application.

<sup>3.</sup> Access time is measured at 1.4V. See AC output load circuit.

<sup>4.</sup> t<sub>CKH</sub> is the pulse width of CLK measured from the positive edge to the negative edge referenced to V<sub>IH</sub> (min). t<sub>CKL</sub> is the pulse width of CLK measured from the negative edge to the positive edge referenced to V<sub>IL</sub> (max).



#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

## **Common Parameters**

Sym-	Parameter		-2	260	-3	360	-	10	Unite	
bol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
	O	Registered	2.0		2.0		2.0		ns	1, 2
t <sub>cs</sub>	Command Setup Time	Buffered	7.2		7.2		8.2		ns	1, 2
	Command Hold Time	Registered	1.6		1.6		1.6		ns	1.0
tсн		Buffered	0.2		0.2		0.2		ns	- 1, 2
t <sub>AS</sub>		Registered	2.0		2.0		2.0		ns	1, 2
	Address and Bank Select Set-up Time	Buffered	7.2		7.2		8.2		ns	
	A IB. I G. I III II T	Registered	1.6		1.6		1.6		ns	1, 2
t <sub>AH</sub>	Address and Bank Select Hold Time	Buffered	0.2		0.2		0.2		ns	
t <sub>RCD</sub>	RAS to CAS Delay		20		20		30		ns	1
t <sub>RC</sub>	Bank Cycle Time		70		70		90		ns	1
t <sub>RAS</sub>	Active Command Period		50	100000	50	100000	60	100000	ns	1
t <sub>RP</sub>	Precharge Time		20		20		30		ns	1
t <sub>RRD</sub>	Bank to Bank Delay Time		20		20		30		ns	1
t <sub>CCD</sub>	CAS to CAS Delay Time (Same Bank)		1		1		1		CLK	

<sup>1.</sup> These parameters account for the number of clock cycles and depend on the operating frequency of the clock as follows: the number of clock cycles = specified value of timing/clock period (count fractions as a whole number).

# **Mode Register Set Cycle**

Symbol	D	-260		-360		-10			NI-4
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>RSC</sub>	Mode Register Set Cycle Time	20	_	20	_	30	_	ns	

# **Refresh Cycle**

Symbol	Davamatar	-260		-360		-10		Lleite	Notoo
	Parameter	Min.	Max.	Min.	Max.	Min.		Units	
0.12/	Self Refresh Exit Time	10	_	10	_	10		CLK	1
	Refresh Period		64		64		64	ms	

<sup>1. 4096</sup> cycles.

<sup>2.</sup> The setup and hold times refer to the addition of the register. Note that although the Buffered setup times appear much greater, there is no additional clock cycle as there is in Registered mode.



# **Read Cycle**

Symbol	Parameter		-260		-360		-10			
			Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
tон	Data Out Hold Time		3.6		3.6		3.6		ns	
$t_{LZ}$	Data Out to Low Impedance Time		1.9		1.9		1.9		ns	
t <sub>HZ</sub>	D . O		4.9	9.9	4.9	9.9	4.9	11.9	ns	1
t <sub>DQZ</sub>	DOM D. L. O. L. D. L. L. L. L.	Registered	3		3		3		CLK	
	DQM Data Out Disable Latency Buffered		2		2		2		CLK	

<sup>1.</sup> Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

## **Write Cycle**

	raianielei		-260		-360		-10		11-21-	
			Min.	Max.	Min.	Max.	Min.	Max.	Units	
	Data In Setup Time		2.0		2.0		3.0		ns	
t <sub>DH</sub>	Data In Hold Time		2.0		2.0		2.0		ns	
t <sub>DPL2</sub>	Data Input to Precharge		20		20		0		ns	
t <sub>DPL3</sub>	Data Input to Precharge		10		10		0		ns	
t <sub>DQW</sub>		Registered	1		1		1		CLK	
	DQM Write Mask Latency Buffered		0		0		0		CLK	

# **Presence Detect Read and Write Cycle**

Symbol	Parameter	Min.	Max.	Units	Notes
f <sub>SCL</sub>	SCL Clock Frequency		100	kHz	
T <sub>I</sub>	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	με	
t <sub>BUF</sub>	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		με	
t <sub>LOW</sub>	Clock Low Period	4.7		με	
t <sub>HIGH</sub>	Clock High Period	4.0		μs	
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs	
t <sub>HD:DAT</sub>	Data In Hold Time	0		με	
t <sub>SU:DAT</sub>	Data In Setup Time	250		ns	
t <sub>r</sub>	SDA and SCL Rise Time		1	μs	

The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
 During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.



#### 8M x 72 1 Bank Registered/Buffered SDRAM Module

#### **Presence Detect Read and Write Cycle**

Symbol	Parameter	Min.	Max.	Units	Notes
t <sub>f</sub>	SDA and SCL Fall Time		300	ns	
t <sub>su:sто</sub>	Stop Condition Setup Time	4.7		με	
t <sub>DH</sub>	Data Out Hold Time	300		ns	
t <sub>WR</sub>	Write Cycle Time		15	ms	1

The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

## **Functional Description and Timing Diagrams**


Refer to IBM 168 Pin SDRAM Registered DIMM Functional Description and Timing Diagrams (Document 01L5868.E24564) for registered-mode operation.

Refer to the IBM 64Mb Synchronous DRAM datasheet (Document 19L3264.E35855A) for the functional description and timing diagrams for buffered-mode operation.

Refer to the IBM Application Notes *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.



# **Layout Drawing**





## 8M x 72 1 Bank Registered/Buffered SDRAM Module

# **Revision Log**

	Rev	Contents of Modification	
0.000,000,000,000	4/98	Initial release.	
***************************************	6/98	Updated Input Leakage Current. Added Note 4 to Clock Net wiring description. Updated DQ, CB capacitance.	
000000000000000000000000000000000000000	2/99	Updated currents to reflect 1/28/99 64Mb Rev B Specs. Updated DQ capacitance to reflect 1/28/99 64Mb Rev B Specs.	