

2M x 64/72 1 Bank Unbuffered SDRAM Module

Features

- 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual In-line Memory Module
- 2Mx64/72 Synchronous DRAM DIMM
- Performance:

		10	Units
	CAS Latency	3	
f _{CK}	Clock Frequency	100	MHz
t _{CK}	Clock Cycle	10	ns
t _{AC}	Clock Access Time	8	ns

- Inputs and outputs are LVTTTL (3.3V) compatible
- Single 3.3V $\pm$ 0.3V Power Supply
- Single Pulsed $\overline{\text{RAS}}$ interface
- SDRAMs have 2 internal banks
- Module has 1 bank
- Fully Synchronous to positive Clock Edge

- Programmable Operation:
 - CAS Latency: 1, 2, 3
 - Burst Type: Sequential or Interleave
 - Burst Length: 1, 2, 4, 8, Full-Page (Full-Page supports Sequential burst only)
 - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 11/9/1 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Serial Presence Detect
- Card size: 5.25" x 1.15" x 0.157"
- Au contacts
- SDRAMs in TSOP Type II Package

Description

IBM13N2649JC/ IBM13N2739JC are unbuffered 168-pin Synchronous DRAM Dual In-line Memory Modules (DIMMs) which are organized as 2Mx64 and 2Mx72 high-speed memory arrays. The DIMMs use 8 (2Mx64) or 9 (2Mx72) 2Mx8 SDRAMs in 400mil TSOP II packages. The DIMMs achieve high speed data transfer rates of up to 100MHz by employing a prefetch/pipeline hybrid architecture that supports the JEDEC 1N rule while allowing very low burst power.

The DIMMs are intended to comply with all JEDEC standards set for 168 pin unbuffered SDRAM DIMMs.

All control, address, and data input/output circuits are synchronized with the positive edge of the externally supplied clock inputs.

All inputs are sampled at the positive edge of each externally supplied clock (CK0, CK1). Internal operating modes are defined by combinations the $\overline{\text{RAS}}$,


$\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{S0/S2}}$, DQMB, and CKE0 signals. A command decoder initiates the necessary timings for each operation. A 12 bit address bus accepts address information in a row/column multiplexing arrangement.

Prior to any access operation, the $\overline{\text{CAS}}$ latency, burst type, burst length, and Burst operation type must be programmed into the DIMM by address inputs A0-A9 during the Mode Register Set cycle.

The DIMM uses serial presence detects implemented via a serial EEPROM using the two pin IIC protocol. The first 128 bytes of serial PD data are used by the DIMM manufacturer. The last 128 bytes are available to the customer.

All IBM 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 5.25" long space-saving footprint. Related products include both EDO DRAM and SDRAM unbuffered DIMMs in both non-parity x64 and ECC-Optimized x72 configurations.

Card Outline





Pin Description

CK0, CK1	Clock Inputs	DQ0 - DQ63	Data Input/Output
CK2, CK3	Unused (terminated) Clock Inputs	CB0 - CB7	Check Bit Data Input/Output
CKE0	Clock Enable	DQMB0 - DQMB7	Data Mask
RAS	Row Address Strobe	V _{DD}	Power (3.3V)
CAS	Column Address Strobe	V _{SS}	Ground
WE	Write Enable	NC	No Connect
S0, S2	Chip Selects	SCL	Serial Presence Detect Clock Input
A0 - A9	Address Inputs	SDA	Serial Presence Detect Data Input/Output
A10 /AP	Address Input/Autoprecharge	SA0-2	Serial Presence Detect Address Inputs
BA0	SDRAM Bank Address		

Pinout


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	85	V _{SS}	22	CB1	106	CB5	43	V _{SS}	127	V _{SS}	64	V _{SS}	148	V _{SS}
2	DQ0	86	DQ32	23	V _{SS}	107	V _{SS}	44	NC	128	CKE0	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	S2	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	DQMB2	130	DQMB6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	V _{DD}	110	V _{DD}	47	DQMB3	131	DQMB7	68	V _{SS}	152	V _{SS}
6	V _{DD}	90	V _{DD}	27	WE	111	CAS	48	NC	132	NC	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	DQMB0	112	DQMB4	49	V _{DD}	133	V _{DD}	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	DQMB1	113	DQMB5	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	S0	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	NC	115	RAS	52	CB2	136	CB6	73	V _{DD}	157	V _{DD}
11	DQ8	95	DQ40	32	V _{SS}	116	V _{SS}	53	CB3	137	CB7	74	DQ28	158	DQ60
12	V _{SS}	96	V _{SS}	33	A0	117	A1	54	V _{SS}	138	V _{SS}	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	A3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	A4	119	A5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	A7	57	DQ18	141	DQ50	78	V _{SS}	162	V _{SS}
16	DQ12	100	DQ44	37	A8	121	A9	58	DQ19	142	DQ51	79	*CK2	163	*CK3
17	DQ13	101	DQ45	38	A10/AP	122	BA0	59	V _{DD}	143	V _{DD}	80	NC	164	NC
18	V _{DD}	102	V _{DD}	39	NC	123	NC	60	DQ20	144	DQ52	81	NC	165	SA0
19	DQ14	103	DQ46	40	V _{DD}	124	V _{DD}	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	V _{DD}	125	CK1	62	NC	146	NC	83	SCL	167	SA2
21	CB0	105	CB4	42	CK0	126	NC	63	NC	147	NC	84	V _{DD}	168	V _{DD}

Note: All pin assignments are consistent for all 8 Byte unbuffered versions. Check Bits (CB0 - CB7) are applicable only to the x72 DIMM, for the x64 DIMM these pins are no connects (NC). * CK2, CK3 are terminated to a load equivalent of four SDRAMs.


Ordering Information

Part Number	Organization	Clock Cycle	Leads	Dimension	Power
IBM13N2649JC-10	2Mx64	10ns	Au	5.25"x1.15"x0.157"	3.3V
IBM13N2739JC-10	2Mx72	10ns	Au	5.25"x1.15"x0.157"	3.3V

2Mx64 SDRAM DIMM Block Diagram (1 Bank, 2Mx8 SDRAMs)



2Mx72 SDRAM DIMM Block Diagram (1 Bank, 2Mx8 SDRAMs)





Input/Output Functional Description

Symbol	Type	Signal	Polarity	Function
CK0, CK1	Input	Pulse	Positive Edge	The system clock inputs. All of the SDRAM inputs are sampled on the rising edge of their associated clock.
CKE0	Input	Level	Active High	Activates the CK0 and CK1 signals when high and deactivates them when low. By deactivating the clocks, CKE0 low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{S0}, \overline{S2}$	Input	Pulse	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}, \overline{CAS}, \overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the operation to be executed by the SDRAM.
BA0	Input	Level	—	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP	Input	Level	—	During a Bank Activate command cycle, A0-A10 defines the row address (RA0-RA10) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A8 defines the column address (CA0-CA8) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0 defines the bank to be precharged (low=bank A, high=bank B). If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0 to control which bank(s) to precharge. If AP is high, both bank A and bank B will be precharged regardless of the state of BA0. If AP is low, then BA0 is used to define which bank to precharge.
DQ0 - DQ63, CB0 - CB7	Input Output	Level	—	Data and Check Bit Input/Output pins operate in the same manner as on conventional DRAMs.
DQMB0 - DQMB7	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a byte mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
SA0 - SA2	Input	Level	—	Address inputs. Connected to either V_{DD} or V_{SS} on the system board to configure the Serial Presence Detect EEPROM address.
SDA	Input Output	Level	—	Serial Data. Bidirectional signal used to transfer data into and out of the Serial Presence Detect EEPROM. Since the SDA signal is Open Drain/Open Collector at the EEPROM, a pull-up resistor is required on the system board.
SCL	Input	Pulse	—	Serial Clock. Used to clock all Serial Presence Detect data into and out of the EEPROM. Since the SCL signal is inactive in the "high" state, a pull-up resistor is recommended on the system board.
V_{DD}, V_{SS}	Supply			Power and ground for the module.

Serial Presence Detect (Part 1 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	SDRAM	04	
3	Number of Row Addresses on Assembly	11	0B	
4	Number of Column Addresses on Assembly	9	09	
5	Number of DIMM Banks	1	01	
6 - 7	Data Width of Assembly	2M x 64	x64	4000
		2M x 72	x72	4800
8	Voltage Interface Level of this Assembly	LVTTL	01	
9	SDRAM Device Cycle Time at CL=3	10.0ns	A0	
10	SDRAM Device Access Time from Clock at CL=3	8.0ns	80	
11	DIMM Configuration Type	2M x 64	Non-Parity	00
		2M x 72	ECC	02
12	Refresh Rate/Type	SR/1x(15.625us)	80	
13	Primary SDRAM Device Width	x8	08	
14	Error Checking SDRAM Device Width	2M x 64	N/A	00
		2M x 72	x8	08
15	SDRAM Device Attr: Min Clk Delay, Random Col Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Supported	1,2,4,8, Full Page	8F	
17	SDRAM Device Attributes: Number of Device Banks	2	02	
18	SDRAM Device Attributes: CAS Latencies Supported	1, 2, 3	07	
19	SDRAM Device Attributes: CS Latency	0	01	
20	SDRAM Device Attributes: WE Latency	0	01	
21	SDRAM Module Attributes	Unbuffered	00	
22	SDRAM Device Attributes: General	Wr-1/Rd Burst, Precharge All, Auto-Precharge, V _{DD} +/- 10%	0E	
23	Minimum Clock Cycle at CL=2	15.0ns	F0	
24	Maximum Data Access Time (t _{AC}) from Clock at CL=2	9.0ns	90	
25	Minimum Clock Cycle Time at CL=1	30.0ns	78	
26	Maximum Data Access Time (t _{AC}) from Clock at CL=1	27.0ns	6C	
27	Minimum Row Precharge Time (t _{RP})	30ns	1E	
28	Minimum Row Active to Row Active delay (t _{RRD})	20ns	14	
29	Minimum RAS to CAS delay (t _{RCD})	30ns	1E	
30	Minimum RAS Pulse width (t _{RAS})	45ns	2D	
31	Module Bank Density	16MB	04	
32 - 61	Reserved	Undefined	00	
62	SPD Revision	01	01	
63	Checksum for bytes 0 - 62	Checksum Data	cc	1
64 - 71	Manufacturers' JEDEC ID Code	IBM	A400000000000000	
72	Module Manufacturing Location	Toronto, Canada	91	
		Vimercate, Italy	53	
73 - 90	Module Part Number	2M x 64	ASCII '13N2649JC'R'-10T'	31334E323634394A43rr2D 31305420202020
		2M x 72	ASCII '13N2739JC'R'-10T'	31334E3237333394A43rr2D 31305420202020
91 - 92	Module Revision Code	"R" plus ASCII blank	rr20	2, 3
93 - 94	Module Manufacturing Date	Year/Week Code	yyww	4, 5
95 - 98	Module Serial Number	Serial Number	ssssssss	6

1. cc = Checksum Data byte, 00-FF (Hex)

2. "R" = Alphanumeric revision code, A-Z, 0-9

3. rr = ASCII coded revision code byte "R"

4. yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex)

5. ww = Binary coded decimal week code, 01-53 (Decimal) '01-35 (Hex)

6. ss = Serial number data byte, 00-FF (Hex)

**Serial Presence Detect (Part 2 of 2)**

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
99 - 125	Reserved	Undefined	00	
126	Module Supports this Clock Frequency	66 MHz	66	
127	CAS Latencies Supported for Clock Frequency defined in byte 126	2, 3	06	
128 - 255	Open for Customer Use	Undefined	00	
1. cc = Checksum Data byte, 00-FF (Hex) 2. "R" = Alphanumeric revision code, A-Z, 0-9 3. rr = ASCII coded revision code byte "R" 4. yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex) 5. ww = Binary coded decimal week code, 01-53 (Decimal) '01-35 (Hex) 6. ss = Serial number data byte, 00-FF (Hex)				

Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Notes
V _{DD}	Power Supply Voltage		-0.3 to +4.6	V	1
V _{IN}	Input Voltage	SDRAM Devices	-1.0 to +4.6		
		Serial PD Device	-0.3 to +6.5		
V _{OUT}	Output Voltage	SDRAM Devices	-1.0 to +4.6		
		Serial PD Device	-0.3 to +6.5		
T _A	Operating Temperature (ambient)		0 to +70	°C	1
T _{STG}	Storage Temperature		-55 to +125	°C	1
P _D	Power Dissipation	x64	8.0	W	1
		x72	9.0	W	1
I _{OUT}	Short Circuit Output Current		50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)


Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V _{DD}	Supply Voltage	3.0	3.3	3.6	V	1
V _{IH}	Input High Voltage	2.0	—	V _{DD} + 0.3	V	1
V _{IL}	Input Low Voltage	-0.3	—	0.8	V	1

1. All voltages referenced to V_{SS}.

Capacitance (T_A = 25°C, f = 1MHz, V_{DD} = 3.3V ± 0.3V)

Symbol	Parameter	Organization		Units
		x64 Max	x72 Max	
C _{I1}	Input Capacitance (A0 - A9, A10/AP, BA0, <u>RAS</u> , <u>CAS</u> , <u>WE</u>)	50	53	pF
C _{I2}	Input Capacitance (CKE0)	50	53	pF
C _{I3}	Input Capacitance (<u>S0</u> , <u>S2</u>)	27	30	pF
C _{I4}	Input Capacitance (CK0, CK1)	40	40	pF
C _{I5}	Input Capacitance (CK2, CK3)	25	25	pF
C _{I6}	Input Capacitance (DQMB0 - DQMB7)	15	18	pF
C _{I7}	Input Capacitance (SA0 - SA2, SCL)	9	9	pF
C _{IO1}	Input/Output Capacitance (DQ0 - DQ63, CB0 - CB15)	9	10	pF
C _{IO2}	Input/Output Capacitance (SDA)	11	11	pF

DC Output Load Circuit



Output Characteristics $(T_A = 0 \text{ to } +70^\circ\text{C}, V_{DD} = 3.3V \pm 0.3V)$

Symbol	Parameter	x64		x72		Units	Notes	
		Min.	Max.	Min.	Max.			
I _{I(L)}	Input Leakage Current, any input (0.0V ≤ V _{IN} ≤ 3.6V), All Other Pins Not Under Test = 0V	RAS, CAS, WE, CKE0, A0-A9, A10/AP, BA0	-8	+8	-9	+9	μA	
		CK0	-4	+4	-5	+5		
		CK1	-4	+4	-4	+4		
		S0	-4	+4	-5	+5		
		S2	-4	+4	-4	+4		
		DQMB1	-1	+1	-2	+2		
		DQMB0, 2, 3, 4, 5, 6, 7	-1	+1	-1	+1		
		DQ0 - 63	-1	+1	-1	+1		
		CB0 - 7	0	0	-1	+1		
		SA0, SA1, SA2, SCL, SDA	-1	+1	-1	+1		
I _{O(L)}	Output Leakage Current (D _{OUT} is disabled, 0.0V ≤ V _{OUT} ≤ 3.6V)	DQ0 - 63, SDA	-1	+1	-1	+1	μA	
		CB0 - 7	0	0	-1	+1		
V _{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -2.0mA)		2.4	V _{DD}	2.4	V _{DD}	V	1
V _{OL}	Output Level Output "L" Level Voltage (I _{OUT} = +2.0mA)		0.0	0.4	0.0	0.4		
1. See DC output load circuit.								

Standby and Refresh Currents ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	Organization		Units	Notes
			x64	x72		
Precharge Standby Current in Power Down Mode	ICC _{1P}	CKE0 $\leq V_{IL}(\text{max})$, $t_{CK} = 15\text{ns}$	24	27	mA	
	ICC _{1PS}	CKE0 $\leq V_{IL}(\text{max})$, $t_{CK} = \text{Infinity}$	16	18	mA	
Precharge Standby Current in Non-Power Down Mode	ICC _{1N}	CKE0 = V_{IH} , $t_{CK} = 15\text{ns}$ Input Change every 30ns	280	315	mA	1
	ICC _{1NS}	CKE0 $\geq V_{IH}(\text{min})$, $t_{CK} = \text{Infinity}$ No Input Change	120	135	mA	
Active Standby Current in Power Down Mode	ICC _{2P}	CKE0 $\leq V_{IL}(\text{max})$, $t_{CK} = 15\text{ns}$	24	18	mA	
	ICC _{2PS}	CKE0 $\leq V_{IL}(\text{max})$, $t_{CK} = \text{Infinity}$	16	10	mA	
Active Standby Current in Non-Power Down Mode	ICC _{2N}	CKE0 = V_{IH} , $t_{CK} = 15\text{ns}$ Input Change every 30ns	280	315	mA	1
	ICC _{2NS}	CKE0 $\geq V_{IH}(\text{min})$, $t_{CK} = \text{Infinity}$ No Input Change	160	180	mA	
Auto (CBR) Refresh Current	ICC ₃	$\overline{\text{CAS}}$ Latency = 1 $t_{RC} \geq t_{RC}(\text{min})$	680	765	mA	2, 3, 4
		$\overline{\text{CAS}}$ Latency = 2 $t_{RC} \geq t_{RC}(\text{min})$	840	945	mA	
		$\overline{\text{CAS}}$ Latency = 3 $t_{RC} \geq t_{RC}(\text{min})$	1000	1125	mA	
Self Refresh Current	ICC ₄	CKE0 $\leq 0.2\text{V}$	16	10	mA	
Serial PD Device Standby Current	I _{SB}	$V_{IN} = \text{GND or } V_{DD}$	10	10	μA	5
1. $V_{IH} \geq V_{DD} - 0.2\text{V}$ 2. The specified values are valid when addresses are changed no more than once during $t_{CK}(\text{min})$. 3. The specified values are valid when No Operation commands are registered on every rising clock edge during $t_{RC}(\text{min})$. 4. The specified values are valid when data inputs (DQs) are stable during $t_{RC}(\text{min})$. 5. $V_{DD} = 3.3\text{V}$						


**Operating Currents** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Test Condition	CAS Latency	$t_{RC}(\text{min})$	Organization		Units	Notes
					x64	x72		
I_{CC5}	Operating Current Burst Length = 1	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	90 ns	760	855	mA	1, 2
			CL=2	75 ns	1000	1125		
			CL=3	80 ns	1120	1260		
I_{CC6}	Operating Current Burst Length = 2	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	120 ns	600	675	mA	1, 2, 3
			CL=2	90 ns	920	1035		
			CL=3	90 ns	1120	1260		
I_{CC7}	Operating Current Burst Length = 4	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	180 ns	520	585	mA	1, 2, 3
			CL=2	120 ns	840	945		
			CL=3	110 ns	1080	1215		
I_{CC8}	Operating Current Burst Length = 8	$t_{RC} = t_{RC}(\text{min})$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	300 ns	480	540	mA	1, 2, 3
			CL=2	180 ns	760	855		
			CL=3	150 ns	1040	1170		
I_{CC9}	Operating Current Burst Length = Full Page	$t_{RC} = \text{Infinity}$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	$t_{RC} = \infty$ $t_{CK} = 30 \text{ ns}$	360	405	mA	1, 2, 3
			CL=2	$t_{RC} = \infty$ $t_{CK} = 15 \text{ ns}$	600	675		
			CL=3	$t_{RC} = \infty$ $t_{CK} = 10 \text{ ns}$	840	945		
I_{CC10}	Operating Current 1N Rule (Continuous Read/Write cycles with new column address registered each clock cycle)	$t_{RC} = \text{Infinity}$ $t_{CK} \geq t_{CK}(\text{min})$ $I_O = 0\text{mA}$	CL=1	$t_{RC} = \infty$ $t_{CK} = 30 \text{ ns}$	680	765	mA	1, 2
			CL=2	$t_{RC} = \infty$ $t_{CK} = 15 \text{ ns}$	1040	1170		
			CL=3	$t_{RC} = \infty$ $t_{CK} = 10 \text{ ns}$	1400	1575		
I_{CCA}	Serial PD Device Active Power Supply Current	SCL Clock Frequency = 100kHz			1.0	1.0	mA	4

1. The specified values are obtained with the output open.
2. The specified values are valid when addresses and DQs are changed no more than once during $t_{CK}(\text{min})$.
3. The specified values are obtained when the programmed burst length is executed to completion without interruption by a subsequent burst Read or Write cycle.
4. Input pulse levels $V_{DD} \times 0.1$ to $V_{DD} \times 0.9$, input rise and fall times 10ns, input and output timing levels $V_{DD} \times 0.5$, output load 1 TTL gate and CL = 100pf.

AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

1. An initial pause of 100 μs is required after power-up, then a Precharge All Banks command must be given followed by a minimum of two Auto (CER) Refresh cycles before the Mode Register Set operation can begin.
2. AC timing tests have $V_{IL} = 0.8\text{V}$ and $V_{IH} = 2.0\text{V}$ with the timing referenced to the 1.40V crossover point.



3. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
4. AC measurements assume $t_T = 1\text{ns}$.
5. In addition to meeting the transition rate specification, the clock and CKE0 must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

Clock and Clock Enable Parameters

Symbol	Parameter	Min.	Max.	Units	Notes
t_{CK3}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency = 3	10	100MHz	ns	
t_{CK2}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency = 2	15	66MHz	ns	
t_{CK1}	Clock Cycle Time, $\overline{\text{CAS}}$ Latency = 1	30	33MHz	ns	
t_{AC3}	Clock Access Time, $\overline{\text{CAS}}$ Latency = 3	—	8	ns	1, 2
t_{AC2}	Clock Access Time, $\overline{\text{CAS}}$ Latency = 2	—	9	ns	1, 2
t_{AC1}	Clock Access Time, $\overline{\text{CAS}}$ Latency = 1	—	27	ns	1, 2
t_{CKH}	Clock High Pulse Width	3.5	—	ns	3
t_{CKL}	Clock Low Pulse Width	3.5	—	ns	3
t_{CES}	Clock Enable Set-up Time	3	—	ns	
t_{CEH}	Clock Enable Hold Time	1	—	ns	
t_{CESP}	CKE Set-up Time (Power Down Mode)	3	—	ns	
t_T	Transition Time (Rise and Fall)	1	30	ns	

1. Access time is measured at 1.4V. See AC output load circuit.
2. Access time is measured assuming a clock rise time of 1ns. If clock rise time is longer than 1ns, then $(t_{\text{RISE}}/2 - 0.5)\text{ns}$ should be added to the parameter.
3. Assumes clock rise and fall times are equal to 1ns. If rise or fall time exceeds 1ns, then other AC parameters under consideration should be compensated by an additional $[(t_{\text{RISE}} + t_{\text{FALL}})/2 - 1]\text{ns}$.



Common Parameters

Symbol	Parameter	Min.	Max.	Units
t_{CS}	Command Setup Time	3	—	ns
t_{CH}	Command Hold Time	1	—	ns
t_{AS}	Address and Bank Select Set-up Time	3	—	ns
t_{AH}	Address and Bank Select Hold Time	1	—	ns
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay	30	—	ns
t_{RC}	Bank Cycle Time	75	120000	ns
t_{RAS}	Active Command Period	45	120000	ns
t_{RP}	Precharge Time	30	—	ns
t_{RRD}	Bank to Bank Delay Time	20	—	ns
t_{CCD}	$\overline{CAS}$ to $\overline{CAS}$ Delay Time (Same Bank)	1	—	CLK

Refresh Cycle

Symbol	Parameter	Min.	Max.	Units	Notes
t_{REF}	Refresh Period	—	64	ms	1, 2, 3
t_{SREX}	Self Refresh Exit Time	$2CLK + t_{RC}$	—	ns	4

1. 4096 cycles.
2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to “wake-up” the device. During this period, CKE0 is held high.
3. When refreshing row addresses in a CBR-Burst manner, a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
4. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE0 returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered. During this period, CKE0 is held high.

Read Cycle

Symbol	Parameter	Min.	Max.	Units	Notes
t_{OH}	Data Out Hold Time	3	—	ns	
t_{LZ}	Data Out to Low Impedance Time	3	—	ns	
t_{HZ3}	Data Out to High Impedance Time, CL= 3	3	8	ns	1
t_{HZ2}	Data Out to High Impedance Time, CL= 2	3	8	ns	1
t_{HZ1}	Data Out to High Impedance Time, CL= 1	3	15	ns	1
t_{DQZ}	DQM Data Out Disable Latency	2	—	CLK	

1. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.

Write Cycle

Symbol	Parameter	Min.	Max.	Units
t_{DS}	Data In Set-up Time	3	—	ns
t_{DH}	Data In Hold Time	1	—	ns
t_{DPL}	Data input to Precharge	13	—	ns
t_{DQW}	DQM Write Mask Latency	0	—	CLK

Clock Frequency and Latency

Symbol	Parameter	Value			Units
f_{CK}	Clock Frequency	100	66	33	MHz
t_{CK}	Clock Cycle Time	10	15	30	ns
t_{AA}	$\overline{CAS}$ Latency	3	2	1	CLK
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay	3	2	1	CLK
t_{RL}	$\overline{RAS}$ Latency	6	4	2	CLK
t_{RC}	Bank Cycle Time	8	5	3	CLK
t_{RAS}	Minimum Bank Active Time	5	3	2	CLK
t_{RP}	Precharge Time	3	2	1	CLK
t_{DPL}	Data In to Precharge	2	1	1	CLK
t_{DAL}	Data In to Active/Refresh	5	3	2	CLK
t_{RRD}	Bank to Bank Delay Time	2	2	1	CLK
t_{CCD}	$\overline{CAS}$ to $\overline{CAS}$ Delay Time	1	1	1	CLK
t_{WL}	Write Latency	0	0	0	CLK
t_{DQW}	DQM Write Mask Latency	0	0	0	CLK
t_{DQZ}	DQM Data Disable Latency	2	2	2	CLK
t_{CSL}	Clock Suspend Latency	1	1	1	CLK



Presence Detect Read and Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Notes
f_{SCL}	SCL Clock Frequency		100	kHZ	
T_I	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t_{AA}	SCL Low to SDA Data Out Valid	0.3	3.5	μ s	
t_{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μ s	
$t_{HD:STA}$	Start Condition Hold Time	4.0		μ s	
t_{LOW}	Clock Low Period	4.7		μ s	
t_{HIGH}	Clock High Period	4.0		μ s	
$t_{SU:STA}$	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μ s	
$t_{HD:DAT}$	Data in Hold Time	0		μ s	
$t_{SU:DAT}$	Data in Setup Time	250		ns	
t_r	SDA and SCL Rise Time		1	μ s	
t_f	SDA and SCL Fall Time		300	ns	
$t_{SU:STO}$	Stop Condition Setup Time	4.7		μ s	
t_{DH}	Data Out Hold Time	300		ns	
t_{WR}	Write Cycle Time		15	ms	1

1. The write cycle time (t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal Erase/Program cycle. During the Write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.


Functional Description and Timing Diagrams

Refer to the IBM 16Mb Synchronous DRAM data sheet, document SA14-4711-06 (Revised 5/97), for the functional description and timing diagrams for SDRAM operation.



Refer to the IBM Application Notes: *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.

All AC timing information refers to the timings at the SDRAM devices.

Layout Drawing



* Note: on x72 Module Only



Note: All dimensions are typical unless otherwise stated.

Millimeters
Inches



IBM13N2649JC

IBM13N2739JC

2M x 64/72 1 Bank Unbuffered SDRAM Module

Revision Log

Rev	Contents of Modification
11/96	Initial Release
6/97	Updated SPD Table Updated Standby Currents Removed all -12 DIMM References Added "Serial Presence Detect Read and Write Cycle" Table
12/97	Updated Block Diagrams Updated Serial Presence Detect Module Manufacturing Date (Byte 93 - 94) Clarified CKE under Note 5 in AC Characteristics Updated Layout Drawing dimensions



© International Business Machines Corp.1997

Printed in the United States of America
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. **NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at <http://www.chips.ibm.com>

IBM Microelectronics manufacturing is ISO 9000 compliant.