

One Bank 8M x 64 SDRAM SO DIMM

Features

- 144 Pin JEDEC Standard, 8 Byte Small Outline **Dual-In-line Memory Module**
- 8Mx64 Synchronous DRAM SO DIMM
- Low Power
- Performance:

		-360	-10	Units
	CAS Latency	3	3	
f _{CK}	Clock Frequency	100	100	MHz
t _{CK}	Clock Cycle	10	10	ns
t _{AC}	Clock Access Time	6	7	ns

- Inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- Single Pulsed RAS interface
- SDRAMs have 4 internal banks
- Fully Synchronous to positive Clock Edge

- Programmable Operation:
 - CAS Latency: 2, 3

 - Burst Type: Sequential or Interleave Burst Length: 1, 2, 4, 8, Full-Page (Full-Page supports Sequential burst only)
 - Operation: Burst Read and Write or Multiple Burst Read with Single Write
- Data Mask for Byte Read/Write control
- Auto Refresh (CBR) and Self Refresh
- Automatic and controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 12/9/2 Addressing (Row/Column/Bank)
- 4096 refresh cycles distributed across 64ms
- Serial Presence Detect
- Card size: 2.66"x1.05"x0.149"lBM13T8644HPD
- Card size: 2.66"x1.15"x0.149"IBM13T8644HPE
- Gold contacts
- SDRAMs in TSOP Type II Package

Description

IBM13T8644HPD is a 144-pin Synchronous DRAM Small Outline Dual In-line Memory Modules (SO DIMMs) organized as 8Mx64 high-speed memory arrays. These SO DIMMs use eight 8Mx8 SDRAMs in 400mil TSOP II packages. They achieve high speed data transfer rates of up to 100MHz by employing a prefetch/pipeline hybrid architecture that supports the JEDEC 1N rule while allowing very low burst power.

The SO DIMM is intended to comply with all JEDEC standards set for 144 pin SDRAM SO DIMMs.

All control, address, and data input/output circuits are synchronized with the positive edge of the externally supplied clock inputs. All inputs are sampled at the positive edge of each externally supplied clock (CK0, CK1). Internal operating modes are defined by combinations of the RAS, CAS, WE, S0, DQMB,


and CKE0 signals. A command decoder initiates the necessary timings for each operation. A 14 bit address bus accepts address information in a row/column multiplexing arrangement.


Prior to any access operation, the CAS latency, burst type, burst length, and burst operation type must be programmed into the SO DIMM by address inputs A0-A9 during the Mode Register Set cycle.

The SO DIMM uses serial presence detects implemented via a serial EEPROM using the two pin IIC protocol. The first 128 bytes of serial PD data are used by the DIMM manufacturer. The last 128 bytes are available to the customer.

All IBM 144-pin SO DIMMs provide a high performance, flexible 8-byte interface in a 2.66" long space-saving footprint.

Card Outline







Pin Description

CK0, CK1	Clock Inputs	DQ0 - DQ63	Data Input/Output
CKE0	Clock Enable	DQMB0 - DQMB7	Data Mask
RAS	Row Address Strobe	$V_{ m DD}$	Power (3.3V) 6/8/98
CAS	Column Address Strobe	V _{SS}	Ground
WE	Write Enable	NC	No Connect
<u></u> 50	Chip Select	SCL	Serial Presence Detect Clock Input
A0 - A9, A11	Address Inputs	SDA	Serial Presence Detect Data Input/Output
A10/AP	Address Input/Autoprecharge	SA0-2	Serial Presence Detect Address Inputs
BA0 - BA1	SDRAM Bank Address		

Pinout


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	2	V _{SS}	37	DQ8	38	DQ40	71	NC	72	NC	107	V _{SS}	108	V _{SS}
3	DQ0	4	DQ32	39	DQ9	40	DQ41	73	DU	74	CK1	109	A9	110	BA1
5	DQ1	6	DQ33	41	DQ10	42	DQ42	75	V _{SS}	76	V _{SS}	111	A10/AP	112	A11
7	DQ2	8	DQ34	43	DQ11	44	DQ43	77	NC	78	NC	113	V _{DD}	114	V_{DD}
9	DQ3	10	DQ35	45	V_{DD}	46	V_{DD}	79	NC	80	NC	115	DQMB2	116	DQMB 6
11	V _{DD}	12	V_{DD}	47	DQ12	48	DQ44	81	V _{DD}	82	V_{DD}	117	DQMB3	118	DQMB 7
13	DQ4	14	DQ36	49	DQ13	50	DQ45	83	DQ16	84	DQ48	119	V _{SS}	120	V _{SS}
15	DQ5	16	DQ37	51	DQ14	52	DQ46	85	DQ17	86	DQ49	121	DQ24	122	DQ56
17	DQ6	18	DQ38	53	DQ15	54	DQ47	87	DQ18	88	DQ50	123	DQ25	124	DQ57
19	DQ7	20	DQ39	55	V_{SS}	56	V _{SS}	89	DQ19	90	DQ51	125	DQ26	126	DQ58
21	V _{SS}	22	V _{SS}	57	NC	58	NC	91	V _{SS}	92	V _{SS}	127	DQ27	128	DQ59
23	DQMB0	24	DQMB4	59	NC	60	NC	93	DQ20	94	DQ52	129	V _{DD}	130	V _{DD}
25	DQMB1	26	DQMB5	·······	VOLTA	GE KE	Y	95	DQ21	96	DQ53	131	DQ28	132	DQ60
27	V_{DD}	28	V_{DD}	61	CK0	62	CKE0	97	DQ22	98	DQ54	133	DQ29	134	DQ61
29	A0	30	А3	63	V_{DD}	64	V_{DD}	99	DQ23	100	DQ55	135	DQ30	136	DQ62
31	A1	32	A 4	65	RAS	66	CAS	101	V_{DD}	102	V_{DD}	137	DQ31	138	DQ63
33	A2	34	A 5	67	WE	68	NC	103	A6	104	A 7	139	V _{SS}	140	V _{SS}
35	V _{SS}	36	V _{SS}	69	<u>50</u>	70	NC	105	A8	106	BA0	141	SDA	142	SCL
												143	V _{DD}	144	V_{DD}

Ordering Information

Part Number	Organization	Clock Cycle	Leads	Dimension	Power
IBM13T8644HPD-10T	8Mx64	10ns	gold	2.66" x 1.05" x 0.149"	3.3V
IBM13T8644HPE-10T	8Mx64	10ns	gold	2.66" x 1.15" x 0.149"	3.3V



8M x 64 SDRAM SO DIMM Block Diagram





Input/Output Functional Description

Symbol	Туре	Signal	Polarity	Function
CK0, CK1	Input	Pulse	Positive Edge	The system clock inputs. All of the SDRAM inputs are sampled on the rising edge of their associated clock.
CKE0	Input	Level	Active High	Activates the CK0 and CK1 signals when high and deactivates them when low. By deactivating the clocks, CKE0 low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
<u>50</u>	Input	Pulse	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
BA0, BA1	Input	Level	_	Selects which SDRAM bank is to be active.
A0 - A9, A11, A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A7 defines the column address (CA0-CA8) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0 defines the bank to be precharged (low=bank A, high=bank B). If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0 to control which bank(s) to precharge. If AP is high, both bank A and bank B will be precharged regardless of the state of BA0. If AP is low, then BA0 is used to define which bank to precharge.
DQ0 - DQ63	Input Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQMB0 - DQMB7	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
SDA	Input Output	Level	_	Serial Data. Bidirectional signal used to transfer data into and out of the Serial Presence Detect EEPROM. Since the SDA signal is Open Drain/Open Collector at the EEPROM, a pull-up resistor is required on the system board.
SCL	Input	Pulse	_	Serial Clock. Used to clock all Serial Presence Detect data into and out of the EEPROM. Since the SCL signal is inactive in the "high" state, a pull-up resistor is recommended on the system board.
V_{DD} , V_{SS}	Supply			Power and ground for the module.

Page 4 of 18



Serial Presence Detect (Part 1 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	SDRAM	04	
3	Number of Row Addresses on Assembly	12	0C	
4	Number of Column Addresses on Assembly	9	09	
5	Number of DIMM Banks	1	01	
6 - 7	Data Width of Assembly	x64	4000	
8	Voltage Interface Level of this Assembly	LVTTL	01	
9	SDRAM Device Cycle Time at CL=3	10.0ns	A0	
10	SDRAM Device Access Time from Clock at CL=3	7.0ns	70	
11	DIMM Configuration Type	Non-Parity	00	3
12	Refresh Rate/Type	SR/1x(15.625μs)	80	
13	Primary SDRAM Device Width	x8	08	
14	Error Checking SDRAM Device Width	N/A	00	
15	SDRAM Device Attr: Min CK Delay, Random Col Access	1 Clock	01	
16	SDRAM Device Attributes: Burst Lengths Supported	1,2,4,8, Full Page	8F	
17	SDRAM Device Attributes: Number of Device Banks	4	04	
18	SDRAM Device Attributes: CAS Latencies Supported	2, 3	06	
19	SDRAM Device Attributes: CS Latency	0	01	
20	SDRAM Device Attributes: WE Latency	0	01	
21	SDRAM Module Attributes	Unbuffered	00	
22	SDRAM Device Attributes: General	Wr-1/Rd Burst, Precharge All, Auto-Precharge, V _{DD} ± 10%	0E	
23	Minimum Clock Cycle at CL=2	15.0ns	F0	
24	Maximum Data Access Time (t _{AC}) from Clock at CL=2	8.0ns	80	
25	Minimum Clock Cycle Time at CL=1	N/A	00	·}
26	Maximum Data Access Time (t _{AC}) from Clock at CL=1	N/A	00	
27	Minimum Row Precharge Time (t _{RP})	30ns	1E	
	Minimum Row Active to Row Active delay (t _{RRD})	20ns	14	
28	4	\$\$		
29	Minimum RAS to CAS delay (t _{RCD})	30ns	1E	
30	Minimum RAS Pulse width (t _{RAS})	60ns	3C	
31	Module Bank Density	64MB	10	
32	Address and Command Setup Time Before Clock	3.0ns	30	
33	Address and Command Hold Time After Clock	1.0ns	10	
34	Data Input Setup Time Before Clock	3.0ns	30	
35	Data Input Hold Time After Clock	1.0ns	10	
36 - 61	Reserved	Undefined	00	
62	SPD Revision	2.0	02	
63	Checksum for bytes 0 - 62	Checksum Data	D3	1
64 - 71	Manufacturers' JEDEC ID Code	IBM	A400000000000000	
72	Module Manufacturing Location	Toronto, Canada	91	
		Vimercate, Italy	53	

^{1.} cc = Checksum Data byte, 00-FF (Hex)


^{2. &}quot;R" = Alphanumeric revision code, A-Z, 0-9

^{3.} rr = ASCII coded revision code byte "R"

^{4.} yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex)

^{5.} ww = Binary coded decimal week code, 01-53 (Decimal) '01-35 (Hex)

^{6.} ss = Serial number data byte, 00-FF (Hex)





Serial Presence Detect (Part 2 of 2)

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
73 - 90	Module Part Number	ASCII '13T8644HP"R"-10T'	313354383634344850rr 2D31305420202020	2, 3
91 - 92	Module Revision Code	"R" plus ASCII blank	rr20	
93 - 94	Module Manufacturing Date	Year/Week Code	yyww	4, 5
95 - 98	Module Serial Number	Serial Number	SSSSSSSS	6
99 - 125	Reserved	Undefined	00	
126	Module Supports this Clock Frequency	66MHz	66	
127	Attributes for Clock Frequency defined in byte 126	2, 3	C7	
128 - 255	Open for Customer Use	Undefined	00	

^{1.} cc = Checksum Data byte, 00-FF (Hex)

^{2. &}quot;R" = Alphanumeric revision code, A-Z, 0-9

^{3.} rr = ASCII coded revision code byte "R"

^{4.} yy = Binary coded decimal year code, 00-99 (Decimal) '00-63 (Hex)

^{5.} ww = Binary coded decimal week code, 01-53 (Decimal) '01-35 (Hex)

^{6.} ss = Serial number data byte, 00-FF (Hex)



Absolute Maximum Ratings

Symbol	Paran	neter	Rating	Units	Notes
V _{DD}	Power Supply Voltage		-0.3 to + 4.6		
V	l	SDRAM Devices -			
V _{IN}	Input Voltage	Serial PD Device	-0.3 to + 6.5	V	1
V	0.4.4.1/-14	SDRAM Devices	-0.3to + V _{DD} + 0.3		
V _{OUT}	Output Voltage	Serial PD Device	-0.3 to + 6.5		<u>.</u>
T _{OPR}	Operating Temperature		0 to + 70	°C	1
T _{STG}	Storage Temperature		-55 to + 125	°C	1
P _D	Power Dissipation		1.6	w	1, 2
l _{OUT}	Short Circuit Output Current		50	mA	1

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

	D		Rating	Units	NI-4				
	Parameter								
$V_{DD,}V_{DDQ}$	Supply Voltage	3.0	3.3	3.6	٧	1			
V_{IH}	Input High Voltage	2.0	_	V _{DD} + 0.3	٧	1			
V_{IL}	Input Low Voltage	-0.3	_	0.8	V	1			
	1. All voltages referenced to V _{SS} .								


$\textbf{Capacitance} \,\, (\text{T}_{\text{A}}\text{= }25^{\circ}\text{C},\, \text{f=1MHz},\, \text{V}_{\text{DD}}\text{= }3.3\text{V}\pm0.3\text{V})$

Symbol	Parameter	Organization 8Mx64 Max	Units
C _{I1}	Input Capacitance (A0 - A9, A10/AP, A11, BA0,BA1, RAS, CAS, WE)	52	pF
C _{I2}	Input Capacitance (CKE, CKE0)	48	pF
C _{I3}	Input Capacitance (S0)	49	pF
C _{I4}	Input Capacitance (CK0, CK1)	34	pF
C _{I5}	Input Capacitance (DQMB0 - DQMB7)	9	pF
C _{I6}	Input Capacitance (SCL)	12	pF
C _{IO1}	Input/Output Capacitance (DQ0 - DQ63)	11	pF
C _{IO2}	Input/Output Capacitance (SDA)	15	pF

^{2.} Power is calculated using IDD5 @ 3.6Volt and -360 speed.



DC Output Load Circuit



Output Characteristics $(T_A=0 \text{ to } +70 \,^{\circ}\text{C}, \, V_{DD}=3.3 \text{V} \pm 0.3 \text{V})$

			8x	(64	11-9-	NI-4
Symbol	Parame	nter	Min.	Min. Max.		Notes
		RAS, CAS, WE, CKE0, CK0, A0-A9, A10/AP, A11, BA0, BA1	-8	+8		
l _{I(L)}	Input Leakage Current, any input $(0.0V \le V_{IN} \le V_{DD})$, All Other Pins $\overline{S}0$	-8	+8		-	
.(–)	Not Under Test = 0V	DQMB0-7	-1	+1	μА	
		SCL	-2	+2		
	Output Leakage Current	DQ0 - 63	-1 +	+1	***************************************	
IO(L)	$(D_{OUT}$ is disabled, $0.0V \le V_{OUT} \le V_{DD})$	SDA	-2	+2		•
V _{OH}	Output Level (LVTTL) Output "H" Level Voltage (I _{OUT} = -2.0mA)		2.4	_		-
V _{OL}	Output Level (LVTTL) Output "L" Level Voltage (I _{OUT} = +2.0mA)		_	0.4	V	I



Operating, Standby and Refresh Currents $(T_A=0 \text{ to } +70 ^{\circ}\text{C}, V_{DD}=3.3 \text{V} \pm 0.3 \text{V})$

Parameter	Symbol	Test Condition	Speed -10	Units	Notes
Operating Current t _{RC} = t _{RC} (min), t _{CK} = min Active-Precharge command cycling without Burst operation	I _{DD1}	1 bank operation	440	mA	1, 2
Precharge Standby Current in Power	I _{DD2P}	$CKE \le V_{IL}(max), t_{CK} = min, \overline{S}0, \overline{S}1 = V_{IH}(min)$	## Units ## Units ## Units ## ## ## ## ## ## ## ## ## ## ## ## #		
Down Mode	I _{DD2Ps}	$CKE \leq V_{IL}(max),t_{CK} = Infinity,\overline{S}0,\overline{S}1 = \!\!V_{IH}(min)$	8	mA	
Precharge Standby Current in Non-Power	I _{DD2N}	$CKE \geq V_{IH}(min), t_{CK} = min, \overline{S}0, \overline{S}1 = \!\! V_{IH} (min)$	200	mΑ	3
Down Mode	I _{DD2NS}	$CKE \geq V_{IH}(min), t_{CK} = Infinity, \overline{S}0, \overline{S}1 = \! V_{IH} (min)$	48	mA	
	I _{DD3N}	$CKE \geq V_{IH}(min), t_{CK} = min, \overline{S}0, \overline{S}1 = V_{IH} (min)$	240	mA	3
No Operating Current (Active state: 4 bank)	I _{DD3P}	$\label{eq:cke} \begin{split} \text{CKE} &\leq \text{V}_{\text{IL}}(\text{max}), \text{t}_{\text{CK}} = \text{min}, \\ \overline{\text{S0}}, \overline{\text{S1}} &= \text{V}_{\text{IH}} (\text{min}) (\text{Power Down Mode}) \end{split}$	24	mA	
Burst Operating Current	I _{DD4}	$t_{ m CK}$ = min, Read/ Write command cycling	720	mΑ	2, 3
Auto (CBR) Refresh Current	I _{DD5}	t_{CK} = min, CBR command cycling	880	mΑ	4
Self Refresh Current	I _{DD6}	CKE0 ≤ 0.2V	3.2	mΑ	4
Serial PD Device Standby Current	I _{SB5}	V _{IN} = GND or V _{DD}	30	μΑ	5
Serial PD Device Active Power Supply Current	I _{CCA}	SCL Clock Frequency = 100KHz	1	mA	6

^{1.} Input signals are changed up to three times during t_{RC}(min). This assumes the 14 Row Address mode with four-bank operation using rows A0-A11 and BA0-BA1.

^{2.} The specified values are obtained with the output open.

^{3.} Input signals are changed once during three clock cycles.

^{4. 64}ms refresh time (15.6μs, 4K refresh).

^{5.} $V_{DD} = 3.3V$.


^{6.} As follows:Input pulse levels $V_{DD} \times 0.1$ to $V_{DD} \times 0.9$, Input rise and fall times 10ns, Input and output timing levels $V_{DD} \times 0.5$, Output load 1 TTL gate and CL=100pf.



AC Characteristics ($T_A=0$ to +70°C, $V_{DD}=3.3V\pm0.3V$)

- 1. An initial pause of 100μs is required after power-up, then a Precharge All Banks command must be given followed by a minimum of two Auto (CBR) Refresh cycles before the Mode Register Set operation can begin.
- 2. AC timing tests have $V_{IL} = 0.8V$ and $V_{IH} = 2.0V$ with the timing referenced to the 1.40V crossover point.
- 3. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 4. AC measurements assume t_T=1ns.
- 5. In addition to meeting the transition rate specification, the clock and CKEn must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

AC Characteristics Diagrams



Clock and Clock Enable Parameters

O	Parameter	-10		11-24-	NI-1
Symbol		Min.	Max.	Units	Notes
t _{CK3}	Clock Cycle Time, CAS Latency = 3	10	1000	ns	
t _{CK2}	Clock Cycle Time, CAS Latency = 2	15	1000	ns	1
t _{AC3}	Clock Access Time, CAS Latency = 3	_	7	ns	2
t _{AC2}	Clock Access Time, CAS Latency = 2	_	8	ns	2
t _{CKH}	Clock High Pulse Width	3	_	ns	3
t _{CKL}	Clock Low Pulse Width	3	_	ns	3
t _{CES}	Clock Enable Set-up Time	3	_	ns	
t _{CEH}	Clock Enable Hold Time	1	_	ns	
t _{SB}	Power down mode Entry Time	0	10	ns	
t _T	Transition Time (Rise and Fall)	0.5	10	ns	

- 1. For 66MHz clock, CAS Latency = 2.
- 2. Access time is measured at 1.4V. See AC output load circuit above.
- t_{CKH} is the pulse width of CK measured from the positive edge to the negative edge referenced to V_{IH} (min). t_{CKL} is the pulse width
 of CK measured from the negative edge to the positive edge referenced to V_{IL} (max).

45L7125.E93903A



Common Parameters


Symbol	Parameter	-	11-14-	NI-I	
Symbol		Min.	Max.	Units	Notes
t _{cs}	Command Setup Time	3	_	ns	
t _{CH}	Command Hold Time	1	_	ns	
t _{AS}	Address and Bank Select Set-up Time	3	_	ns	
t _{AH}	Address and Bank Select Hold Time	1	_	ns	
t _{RCD}	RAS to CAS Delay	30	_	ns	1
t _{RC}	Bank Cycle Time	90	_	ns	1
t _{RAS}	Active Command Period	60	100000	ns	1
t _{RP}	Precharge Time	30	_	ns	1
t _{RRD}	Bank to Bank Delay Time	20	_	ns	1
t _{CCD}	CAS to CAS Delay Time	1	_	CLK	

^{1.} These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).

Mode Register Set Cycle

Cbl	D	-1		NI-4		
Зушвої	Parameter	Min.	Max.	Units	INOtes	
)	Mode Register Set Cycle Time	2	_	CLK	1	

^{1.} These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows: the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).





Read Cycle

Symbol	Parameter	-1		Notes	
					Notes
. 011	Data Out Hold Time	3	_	ns	
2	Data Out to Low Impedance Time	0	_	ns	
:	Data Out to High Impedance Time	3	6	ns	1
t _{HZ2}	Data Out to High Impedance Time	3	8	ns	1
	DQM Data Out Disable Latency	2	_	CLK	

1. .Referenced to the time at which the output achieves the open circuit condition, not to output voltage levells.

Refresh Cycle

Cb.al	ymbol Parameter -10 Min. Max.	-1	Units	Netes	
Symbol		Max.		inotes	
t _{REF}	Refresh Period	_	64	ms	1
t _{SREX}	Self Refresh Exit Time	10		ns	
1. 4096 auto refresh cycles.					

Write Cycle

Cb.al	Parameter	-1	11-4-	
Symbol				
;	Data In Set-up Time	3	_	ns
t _{DH}	Data In Hold Time	1	_	ns
t _{DPL}	Data Input to Precharge	15	_	ns
t _{DAL3}	Data In to Active Delay CAS Latency = 3	4		CLK
t _{DAL2}	Data In to Active Delay CAS Latency = 2	3		CLK
t _{DQW}	DQM Write Mask Latency	0	_	CLK



Clock Frequency and Latency

Symbol	Parameter	-	10	Units
f _{CK}	Clock Frequency	100	66	MHz
t _{CK}	Clock Cycle Time	10	15	ns
t _{AA}	CAS Latency	3	2	CLK
t _{RP}	Precharge Time	3	2	CLK
t _{RCD}	RAS to CAS Delay	3	2	CLK
t _{RC}	Bank Cycle Time	9	6	CLK
t _{RAS}	Minimum Bank Active Time	6	4	CLK
t _{DPL}	Data In to Precharge	2	1	CLK
t _{DAL}	Data In to Active/Refresh	4	3	CLK
t _{RRD}	Bank to Bank Delay Time	2	2	CLK
t _{CCD}	CAS to CAS Delay Time	1	1	CLK
t _{WL}	Write Latency	0	0	CLK
t _{DQW}	DQM Write Mask Latency	0	0	CLK
t _{DQZ}	DQM Data Disable Latency	2	2	CLK
t _{CSL}	Clock Suspend Latency	1	1	CLK

Presence Detect Read and Write Cycle

Symbol	Parameter	Min	Max	Unit	Notes
f _{SCL}	SCL Clock Frequency		100	kHz	
T _I	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t _{AA}	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
^t HD:STA	Start Condition Hold Time	4.0		μs	
t _{LOW}	Clock Low Period	4.7		μs	
t _{HIGH}	Clock High Period	4.0		μs	
^t su:sta	Start Condition Setup Time (for a Repeated Start Condition)	4.7		μs	
t _{HD:DAT}	Data in Hold Time	0		μs	
^t SU:DAT	Data in Setup Time	250		ns	
t _r	SDA and SCL Rise Time		1	μs	
t _f	SDA and SCL Fall Time		300	ns	
t _{su:sто}	Stop Condition Setup Time	4.7		μs	
t _{DH}	Data Out Hold Time	300		ns	
t _{WR}	Write Cycle Time		15	ms	1

^{1.} The Write cycle time (t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal Erase/Program cycle. During the Write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.



Functional Description and Timing Diagrams


Refer to the IBM 64Mb Synchronous DRAM data sheet, document 19L3264.E35855A, for the functional description and timing diagrams for SDRAM operation.

Refer to the IBM Application Notes: *Serial Presence Detect on Memory DIMMs* and *SDRAM Presence Detect Definitions* for the Serial Presence Detect functional description and timings.

All AC timing information refers to the timings at the SDRAM devices.




Layout Drawing (IBM13T8644HPD)





Layout Drawing (IBM13T8644HPE)



Note: All dimensions are typical unless otherwise stated. MILLIMETERS INCHES





Revision Log

Rev	Contents of Modification
3/99	Initial release.
5/99	Updated I _{DD2NS} in Operating, Standby, and Refresh Currents Table