
SONY

ICX056AK

1/4-inch CCD Image Sensor for NTSC Color Video Camera

Description

The ICX056AK is an interline transfer CCD solid-state image sensor suitable for NTSC 1/4-inch color video cameras. High sensitivity is achieved through the adoption of Ye, Cy, Mg, and G complementary color mosaic filters and HAD (Hole-Accumulation Diode) sensors. This chip features a field integration readout system and an electronic shutter with variable chargestorage time. The package is a 10mm-square 14-pin DIP (Plastic).



Features

- · High sensitivity and low dark current
- Continuous variable-speed shutter 1/60s (typ.), 1/100s to 1/1000s
- · Low smear
- · Excellent antiblooming characteristics
- · Ye, Cy, Mg, and G complementary color mosaic filters on chip
- Horizontal register: 5V drive
- · Reset gate: 5V drive (bias: no adjustment)
- · Substrate voltage: 5 to 12.75V

Device Structure

- · Optical size 1/4-inch format
- · Number of effective pixels

510 (H) × 492 (V) approx. 250K pixels


· Total number of pixels

537 (H) x 505(V) approx. 270K pixels

- · Interline transfer CCD image sensor
- Chip size 4.76mm (H) × 4.00mm (V)
- · Unit cell size 7.15μ m (H) × 5.55μ m (V)
- Optical black: Horizontal (H) direction : Front 2 pixels, Rear 25 pixels Vertical (V) direction : Front 12 pixels, Rear 1 pixel
- · Number of dummy bits : Horizontal 16


Vertical 1 (even fields only)

Substrate material: silicon



Optical black position (Top View)

Block Diagram and Pin Configuration (Top View)



Pin Description

No.	Symbol	Description	No.	Symbol	Description
1	V ø 4	Vertical register transfer clock	8	VDD	Supply voltage
2	V ø 3	Vertical register transfer clock	9	GND	GND
3	V ø 2	Vertical register transfer clock	10	SUB	Substrate (overflow drain)
4	Vø1	Vertical register transfer clock	11	VL	Protective transistor bias
5	CGG	Output amplifier gate*1	12	RG	Reset gate clock
6	GND	GND	13	H ø 1	Horizontal register transfer clock-
7	Vout	Signal output	14	H ø 2	Horizontal register transfer clock

^{*1} DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1μ F or more.

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate voltage S	UB-GND	-0.3 to +55	٧	
0	VDD, VOUT, CGG-GND	-0.3 to +18	٧	
Supply voltage	VDD, VOUT, CGG-SUB	-55 to +12	٧	
	V ø 1, V ø 2, V ø 3, V ø 4—GND	-15 to +20	V	
Clock input voltage	V ø 1, V ø 2, V ø 3, V ø 4-SUB	to +12	V	
Voltage difference t	petween vertical clock input pins	to +15	V	*2
Voltage difference b	petween horizontal clock input pins	to +17	V	
H ø 1, H ø 2 -V ø 4		-17 to +17	V	
H ø 1, H ø 2 -GND		-10 to +15	٧	
H ø 1, H ø 2-SUB		-55 to +10	V	
VL-SUB		-65 to +0.3	V	
V ø 1, V ø 3, VDD, V	OUT-VL	-0.3 to +27.5	٧	*3
RG-GND		-0.3 to +22.5	V	
V φ 2, V φ 4, CGG, H	ø 1, H ø 2, GND−VL	-0.3 to +17.5	٧	
Storage temperatur	· · · · · · · · · · · · · · · · · · ·	-30 to +80	°C	
Operating tempera	ture	-10 to +60	°C	

^{*2 +27}V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

8382383 0006280 499 📟

^{*3} When CGG or GND (Pin 6) are grounded.

^{-0.3} to +17.5V when CGG and GND (Pin 6) are to be disconnected.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	V DD	14.25	15.0	15.75	٧	
Substrate voltage adjustment range	VsuB	5.0		12.75	٧	*1
Substrate voltage adjustment precision		Indicated voltage -0.1	Indicated voltage	Indicated voltage +0.1	٧	
Protective transistor bias	VL		*2			

DC Characteristics

ltem	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD		3	5	mA	
Input current	lins			1	μΑ	*3
Input current	lin2			10	μΑ	*4

^{*1} Indications of substrate voltage (VSUB) setting value

The setting value of the substrate voltage is indicated on the back of the device by a special code. Adjust the substrate voltage (VSUB) to the indicated voltage.

VsuB address code—one character indication

†

VsuB code

Code and optimal setting correspond to each other as follows.

Vsus code		_	0	1	2	3	4	6	7	8	9	Α	С	d
Optimal setting	5.0	5.25	5.5	5.75	6.0	6.25	6.5	6.75	7.0	7.25	7.5	7.75	8.0	8.25

Vsus code	E	f	G	h	J	K	L	m	N	Ρ	R	S	٦	٧
Optimal setting	8.5	8.75	9.0	9.25	9.5	9.75	10.0	10.25	10.5	10.75	11.0	11.25	11.5	11.75

VSUB code	W	Х	Υ	Z
Optimal setting	12.0	12.25	12.5	12.75

<Example> "L"→ VSUB=10.0V

- *2 VL setting is the VvL voltage of the vertical transfer clock wavefc power supply for the V driver should be used.
- *3 1) Current to each pin when 16V is applied to VDD, VOUT, RG, CGG


 - 4) Current to VL pin when 25V is a applied to V ≠ 1, V ≠ 3, VDD and H ≠ 1 and H ≠ 2 pins and the VL pin is grounded. Please r disconnected.
 - 5) Current to GND pin when 20V is applied to the RG pin and the C
- *4 Current to SUB pin when 55V is applied to SUB pin, while pins that


Clock Voltage Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Readout clock voltage	VVT	14.25	15.0	15.75	٧
	VvH1, VvH2	-0.05	0	0.05	٧
	VVH3, VVH4	-0.2	0	0.05	V
	VVL1, VVL2, VVL3, VVL4	-8.5	-8.0	-7.5	V
	Vøv	7.3	8.0	8.55	٧
Vertical transfer	VvH3-VvH	-0.25		0.1	٧
clock voltage	VvH4VvH	-0.25		0.1	٧
	VVHH			0.3	٧
	VVHL			0.3	V
	VVLH			0.3	V
	VVLL			0.3	٧
Horizontal transfer	Vøн	4.75	5.0	5.25	٧
clock voltage	VHL	-0.05	0	0.05	٧
_	V ∲ RG	4.5	5.0	5.5	v '
Reset gate clock voltage	VRGLH-VRGLL			8.0	V
olook voltage	VRGH	VDD+ 0.3	VDD+ 0.6	VDD+ 0.9	٧
Substrate clock voltage	V ø sub	21.25	22.5	23.75	V

Clock Equivalent Circuit Constant


item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	C \$ V1, C \$ V3		680		рF	
Capacitance between vertical transfer clock and GND	C \$ V2, C \$ V4		820		рF	
	C \$ V12, C \$ V34		180		рF	
Capacitance between vertical transfer clocks	C \$\phi\$ V23, C \$\phi\$ V41		150		pF	
	C \$ V13, C \$ V24		62		ρF	
Capacitance between horizontal transfer clock and GND	Сф Н1, Сф Н2		30		ρF	
Capacitance between horizontal transfer clocks	Сфнн		18		рF	
Capacitance between reset gate clock and GND	C ≠ RG		3		ρF	
Capacitance between substrate clock and GND	C ¢ SUB		190		pF	
Vertical transfer clock serial resistor	R1, R2, R3, R4		33		Ω	
Vertical transfer clock ground resistor	RGND		15		Ω	
Horizontal transfer clock serial resistor	R φ н		24		Ω	
Reset gate clock serial resistor	R ø RG		40		Ω	





Vertical transfer clock equivalent circuit

Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit


■ 8382383 0006283 **■**

Drive Clock Waveform Conditions

(1) Readout clock waveform




(2) Reset gate clock waveform




382383 0006284 034 **3**8

156

(3) Horizontal transfer clock waveform



(4) Reset gate clock waveform




VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL=(VRGLH+VRGLL)/2

Assuming VRGH is the minimum value during the interval twh, then:

V ø RG=VRGH-VRGL

(5) Substrate clock waveform



Clock Switching Characteristics

			twh			twl			tr			tf		1.1-14	D	
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Unit	Remarks	
Readout clock	VT	2.3	2.5						0.1			0.1		μS	During readout	
Vertical transfer clock	V ø 1, V ø 2, V ø 3, V ø 4										0.005		0.25	μs	*1	
Horizontal transfer clock	Нφ	41	46		41	46			6.5	9.5	*2	6.5	9.5	ns	During imaging	
Horizontal transfer clock	H ø 1		5.6						0.007			0.007		μS	During	
Horizontal transfer clock	H ø 2					5.6			0.007			0.007		μs	parallel-serial conversion	
Reset gate clock	ø RG	11	14		76	80			6.0			5.0		ns		
Substrate clock	ø SUB	1.5	1.65							0.5			0.5	μS	During drain charge	

^{*1} When vertical transfer clock driver CXD1267 is used, tr and tf are defined by the rise and fall times for 10% to 90% of the interval between VVL and VVH.


^{*2} Assumes tr-tf≦2ns.

Image Sensor Characteristics

(Ta=25°C)


ltem	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	350	450		mV	1	
Saturation signal	Ysat	700			m∨	2	Ta=60°C
Smear	Sm		0.007	0.01	%	3	
\P:d	CLL			20	%	4	Zones 0 and I
Video signal shading	SHy			25	%	4	Zones 0 to II'
Uniformity between video	△Sr			10	%	5	
signal channels	△Sb	-		10	%	5	
Dark signal	Ydt			2	mV	6	Ta=60°C
Dark signal shading	△Ydt			1	mV	7	Ta=60°C
Flicker Y	Fy			2	%	8	
Flicker R-Y	Fcr			5	%	8	
Flicker B-Y	Fcb			5	%	8	
Lateral stripes R	Lcr			3	%	9	
Lateral stripes G	Lcg			3	%	9	
Lateral stripes B	Lcb			3	%	9	
Lateral stripes W	Lcw			3	%	9	
Lag	Lag			0.5	%	10	

Zone Definition of Video Signal Shading



8382383 0006287 843 🚥 159

Measurement System




Note) Adjust the amplifier gain so that the gain between (and (b), between (and (c) equals 1.

Image Sensor Characteristics Measurement Method

Measurement conditions

- In the following measurements, the substrate voltage is set to the value indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

OColor coding of this image sensor & Composition of luminance (Y) and chroma (C) signals



As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field. (such pairs as B in the B field)

As a result, the sequence of charges output as signals by the horizontal shift register (Hreg) is, for line A1, (G+Cy), (Mg+Ye), (G+Cy), and (Mg+Ye).

Color Coding Diagram

These signals are processed to form the Y signal and chroma signal (color difference signal). The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

$$Y={(G+Cy)+(Mg+Ye)}\times 1/2$$

=1/2 {2B+3G+2R}

is used for the Y signal, and the approximation:

$$R-Y=\{(Mg+Ye)-(G+Cy)\}$$
$$=\{2R-G\}$$

is used for the chroma signal. For line A2, the signals output from Hreg in sequence are

$$(Mg+Cy)-(G+Ye)-(Mg+Cy)-(G+Ye)$$

The Y signal is formed from these signals as follows:

This is balanced since it is formed in the same way as for line A1. In a like manner, the chroma signal is approximated as follows:

In other words, the chroma signal can be retrieved according to the sequence of lines from R-Y and -(B-Y) in alternation. This is also true for the B field.

ODefinition of Standard Imaging Conditions

- Standard imaging condition I: Use a pattern box (luminance 706 cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t=1.0mm) as an IR cut filter and image at F5.6. The light intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- 2) Standard imaging condition II: Image a light source with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t=1.0mm) as the IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with shutter speed of 1/250 s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula.

$$S=Ys \times \frac{250}{60} [mV]$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of Y signal output, 200mV, and measure the minimum value of the Y signal.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value Y Sm (mV) of the Y signal output and substitute the value into the following formula.

$$Sm = \frac{YSm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100$$
 [%] (1/10V method conversion value)

Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula.


$$SHy=(Ymax-Ymin)/200\times100$$
 [%]

5. Uniformity between video signal channels

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R-Y and B-Y channels of the chroma signal.

$$\Delta$$
 Sr= | (Crmax-Crmin)/200 | \times 100 [%]
 Δ Sb= | (Cbmax-Cbmin)/200 | \times 100 [%]

■ 8EE 0PS4000 E8ES8E8



6. Dark signal

Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading

After measuring 6, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the Y signal output and substitute the values into the following formula.

∆Ydt=Ydmax-Ydmin [mV]

△YdOB=Ydt-YdOB [mV]

8. Flicker

1) Fy

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields (ϕ Yf [mV]). Then substitute the value into the following formula.

 $Fy=(\Delta Yf/200)\times 100 [\%]$

2) Fcr, Fcb

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal (ϕ Cr, ϕ Cb) as well as the average value of the chroma signal output (CAr, CAb). Substitute the values into the following formula.

Fci=(Δ Ci/CAi) \times 100 [%] (i=r, b)


9. Lateral stripes


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field (ϕ Ylw, ϕ Ylr, ϕ Ylg, ϕ Ylb [mV]). Substitute the values into the following formula.

Lci=(ΔYli/200)×100 [%] (i=w, r, g, b)

10. Lag


Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Ylag). Substitute the value into the following equation.






■ 8382383 0006293 047 **■** ¹⁶⁵

Spectral Sensitivity Characteristics (includes lens characteristics, excludes light source characteristics)




Sensor Readout Clock Timing Chart



8382383 0006294 T83 📟


166



■ 71P 2PS4000 E&ES&E&

Drive Timing Chart (Horizontal Sync)

EBESBEB



_ _ _


Notes on Handling

- 1) Static charge prevention
 - CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
 - a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes,
 - b) When handling directly use an earth band.
 - c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
 - d) lonized air is recommended for discharge when handling CCD image sensor.
 - e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.
- 2) Soldering
 - a) Make sure the package temperature does not exceed 80°C.
 - b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
 - c) To dismount an imaging device do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.
- 3) Dust and dirt protection
 - a) Operate in clean environments (around class 1000 will be appropriate).
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended.)
 - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful no to scratch the glass.
 - d) Keep in case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
 - e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods, color filters are discolored.
- Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.

Package Outline

Unit: mm

14 pin DIP (Plastic) 400mil 0.6g



- 1. A is the center of the effective image sensor area.
- 2. The reference surfaces for horizontal measurements are the specified (B) on the side of the package. (Three points are specified.)
- 3. The reference surface for the height measurements is the whole bottom surface (C) of the package.
- 5. The rotation angle of the effective image area to horizontal and height directions is $\pm 1^{\circ}$.
- 6. Height from the bottom surface C to the effective image area is 1.41±0.10mm.
- 8. The thickness of the cover glass is 0.75mm (the exact size) and the reflective index is 1.5.
- 9. The external lead is gold (Au) plating.
- 10. The notch on the bottom is used for deciding directions not to be used for the reference when assembled.