Diagonal 8.98mm (Type 1/1.8) Frame Readout CCD Image Sensor with a Square Pixel for Color Cameras

## Description

The ICX406AQ is a diagonal 8.98 mm (Type $1 / 1.8$ ) interline CCD solid-state image sensor with a square pixel array and 3.98 M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately $1 / 3.33$ second.
Also, number of vertical pixels decimation allows output of 30 frames per second in high frame rate readout mode.
This chip features an electronic shutter with variable charge-storage time.
R, G, B primary color mosaic filters are used as the color filters, and at the same time high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.
This chip is suitable for applications such as electronic still cameras, etc.


## Features

- Supprots frame readout
- High horizontal and vertical resolution
- Supports high frame rate readout mode: 30 frames/s, 25 frames/s,

AF1 mode: 60 frames/s, 50 frames/s,
AF2 mode: 120 frames/s, 100 frames/s

- Square pixel
- Horizontal drive frequency: 18 MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High sensitivity, low dark current
- Continuous variable-speed shutter
- Excellent anti-blooming characteristics
- Exit pupil distance recommended range -20 to -100 mm
- 20-pin high-precision plastic package


Optical black position
(Top View)

## Device Structure

- Interline CCD image sensor
- Total number of pixels: $2384(\mathrm{H}) \times 1734(\mathrm{~V})$ approx. 4.13 M pixels
- Number of effective pixels: $2312(\mathrm{H}) \times 1720(\mathrm{~V})$ approx. 3.98 M pixels
- Number of active pixels: $2308(\mathrm{H}) \times 1712(\mathrm{~V})$ approx. 3.95M pixels diagonal 8.980 mm
- Number of recommended recording pixels:
$2272(\mathrm{H}) \times 1740(\mathrm{~V})$ approx. 3.87M pixels diagonal 8.875 mm aspect ratio 4:3
- Chip size:
$8.10 \mathrm{~mm}(\mathrm{H}) \times 6.64 \mathrm{~mm}(\mathrm{~V})$
- Unit cell size: $3.125 \mu \mathrm{~m}(\mathrm{H}) \times 3.125 \mu \mathrm{~m}(\mathrm{~V})$
- Optical black: Horizontal (H) direction: Front 16 pixels, rear 56 pixels

Nertical (V) direction: Front 12 pixels, rear 2 pixels

- Number of dummy bits: Horizontal 28

Vertical 1 (even fields only)

- Substrate material: Silicon


## Super HAD CCD тм $_{\text {т }}$

* Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (HoleAccumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram and Pin Configuration

(Top View)


Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 1 | V $\phi 4$ | Vertical register transfer clock | 11 | VDD | Supply voltage |
| 2 | V $\phi 3 \mathrm{~A}$ | Vertical register transfer clock | 12 | $\phi R G$ | Reset gate clock |
| 3 | V $\phi 3 \mathrm{~B}$ | Vertical register transfer clock | 13 | $\mathrm{H} \phi 2$ | Horizontal register transfer clock |
| 4 | V $\phi 2$ | Vertical register transfer clock | 14 | $\mathrm{H} \phi 1$ | Horizontal register transfer clock |
| 5 | V $\phi 1 \mathrm{~A}$ | Vertical register transfer clock | 15 | GND | GND |
| 6 | V $\phi 1 \mathrm{~B}$ | Vertical register transfer clock | 16 | $\phi S U B$ | Substrate clock |
| 7 | TEST | Test pin*1 | 17 | CsuB | Substrate bias*2 |
| 8 | TEST | Test pin*1 | 18 | VL | Protective transistor bias |
| 9 | GND | GND | 19 | $\mathrm{H} \phi 1$ | Horizontal register transfer clock |
| 10 | Vout | Signal output | 20 | $\mathrm{H} \phi 2$ | Horizontal register transfer clock |

*1 Leave this pin open.
*2 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of $0.1 \mu \mathrm{~F}$.

Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Against $\phi$ SUB | Vdd, Vout, $\phi$ RG - $\phi$ SUB | -40 to +12 | V |  |
|  |  | -50 to +15 | V |  |
|  |  | -50 to +0.3 | V |  |
|  | Hф1, Hф2, GND - $\phi$ SUB | -40 to +0.3 | V |  |
|  | Csub - $\dagger$ SUB | -25 to | V |  |
| Against GND | Vdd, Vout, $\phi$ RG, Csub - GND | -0.3 to +22 | V |  |
|  |  | -10 to +18 | V |  |
|  | H 1 $1, ~ H \phi 2 ~-~ G N D ~_{\text {d }}$ | -10 to +6.5 | V |  |
| Against VL |  | -0.3 to +28 | V |  |
|  | V $\phi_{2}$, V $\phi_{4}$, H ${ }_{\text {1 }}$, H ${ }_{\text {2 }}$, GND - VL | -0.3 to +15 | V |  |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *1 |
|  | H ${ }_{1}$ - H中2 | -6.5 to +6.5 | V |  |
|  | $\mathrm{H} \phi 1, \mathrm{H} \phi 2-\mathrm{V} \phi 4$ | -10 to +16 | V |  |
| Storage temperature |  | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| Guaranteed temperature of performance |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +75 | ${ }^{\circ} \mathrm{C}$ |  |

*1 +24V (Max.) when clock width < $10 \mu \mathrm{~s}$, clock duty factor $<0.1 \%$.
+16 V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias | VL | ${ }^{* 1}$ |  |  |  |  |
| Substrate clock | $\phi$ SUB | ${ }^{* 2}$ |  |  |  |  |
| Reset gate clock | $\phi$ RG | ${ }^{* 2}$ |  |  |  |  |
|  |  |  |  |  |  |  |

*1 VL setting is the VvL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.
*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

## DC Characteristics

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD | 3.0 | 7.0 | 10.0 | mA |  |

## Clock Voltage Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform Diagram | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Readout clock voltage | Vvt | 14.55 | 15.0 | 15.45 | V | 1 |  |
| Vertical transfer clock voltage | VvH1, VVH2 | -0.05 | 0 | 0.05 | V | 2 | $\mathrm{VVH}=(\mathrm{VVH1}+\mathrm{VVH2}) / 2$ |
|  | Vvh3, Vvh4 | -0.2 | 0 | 0.05 | V | 2 |  |
|  | Vvl1, Vvl2, Vvl3, Vvl4 | -8.0 | -7.5 | -7.0 | V | 2 | VVL $=(\mathrm{VVL3}+\mathrm{VVL4}) / 2$ |
|  | V $\phi$ v | 6.8 | 7.5 | 8.05 | V | 2 | V ¢ $\mathrm{V}=\mathrm{Vv} \mathrm{vm}-\mathrm{Vvın}(\mathrm{n}=1$ to 4) |
|  | Vvi3 - Vvi | -0.25 |  | 0.1 | V | 2 |  |
|  | VVH4 - Vvi | -0.25 |  | 0.1 | V | 2 |  |
|  | Vvнн |  |  | 0.9 | V | 2 | High-level coupling |
|  | VVHL |  |  | 0.9 | V | 2 | High-level coupling |
|  | VVLH |  |  | 0.9 | V | 2 | Low-level coupling |
|  | VvLL |  |  | 0.7 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | Vфн | 4.75 | 5.0 | 5.25 | V | 3 |  |
|  | VHL | -0.05 | 0 | 0.05 | V | 3 |  |
|  | VCR | 0.8 | 2.5 |  | V | 3 | Cross-point voltage |
| Reset gate clock voltage | VфRG | 3.0 | 3.3 | 5.25 | V | 4 |  |
|  | Vrglh - Vrgll |  |  | 0.4 | V | 4 | Low-level coupling |
|  | Vrgl - Vrglm |  |  | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | Vфsub | 21.5 | 22.5 | 23.5 | V | 5 |  |

Clock Equivalent Circuit Constants

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | CфV1a, CфV3a |  | 1200 |  | pF |  |
|  | Cфv18, Cфvзв |  | 4700 |  | pF |  |
|  | Cфv2, Cфv4 |  | 3300 |  | pF |  |
| Capacitance between vertical transfer clocks | CфV1a2, CфV3a4 |  | 470 |  | pF |  |
|  | Cфv1b2, Cфvзв4 |  | 560 |  | pF |  |
|  | Cфv23a, Cфv41a |  | 150 |  | pF |  |
|  | Cфv23в, Cфv41B |  | 220 |  | pF |  |
|  | C $\downarrow$ V1A3A |  | 39 |  | pF |  |
|  | CфV1b3в |  | 220 |  | pF |  |
|  | Cфv1a3в, CфV1в3а |  | 56 |  | pF |  |
|  | CфV24 |  | 82 |  | pF |  |
|  | CфV1a1B, CфV3азв |  | 68 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | Cфн 1 , Cфн2 |  | 36 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 91 |  | pF |  |
| Capacitance between reset gate clock and GND | CфRg |  | 8 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 1000 |  | pF |  |
| Vertical transfer clock series resistor | $R_{1 A}, R_{1 b}, R_{2}$, R3a, R3b, R4 |  | 62 |  | $\Omega$ |  |
| Vertical transfer clock ground resistor | Rgnd |  | 18 |  | $\Omega$ |  |
| Horizontal transfer clock series resistor | Rфн |  | 15 |  | $\Omega$ |  |



Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

## Drive Clock Waveform Conditions

(1) Readout clock waveform

(2) Vertical transfer clock waveform
Vф1A, V 1B
$\mathrm{VVH}=(\mathrm{VVH} 1+\mathrm{VVH} 2) / 2$
$\mathrm{VVL}=(\mathrm{VVL3}+\mathrm{VVL4}) / 2$
$\mathrm{~V} \phi \mathrm{~V}=\mathrm{VvHn}-\mathrm{VVLn}(\mathrm{n}=1$ to 4$)$

## (3) Horizontal transfer clock waveform



Cross-point voltage for the $\mathrm{H} \phi 1$ rising side of the horizontal transfer clocks $\mathrm{H}_{\phi 1}$ and $\mathrm{H}_{\phi 2}$ waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ is two.

## (4) Reset gate clock waveform



Vrglh is the maximum value and Vrgll is the minimum value of the coupling waveform during the period from Point $A$ in the above diagram until the rising edge of RG.
In addition, Vrgl is the average value of Vrglh and Vrgll.

$$
\mathrm{V}_{\mathrm{RGL}}=\left(\mathrm{V}_{\text {RGLH }}+\mathrm{V}_{\text {RGLL }}\right) / 2
$$

Assuming $V_{\text {rgh }}$ is the minimum value during the interval with twh, then:
$V_{\phi R G}=V_{R G H}-V_{R G L}$
Negative overshoot level during the falling edge of RG is VRGLm.

## (5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 18 MHz )

| Item | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock | $\mathrm{V}_{T}$ | 3.10 | 3.33 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{s}$ | During readout |
| Vertical transfer clock | V ${ }_{1} 1 \mathrm{~A}, \mathrm{~V} \phi 1 \mathrm{~B}$, Vф2, Vф3A, Vф3в, V $\phi 4$ |  |  |  |  |  |  |  |  |  | 15 |  | 250 | ns | When using CXD3400N |
| Horizontal transfer clock | H中1 | 14 | 19.5 |  | 14 | 19.5 |  |  | 8.5 | 14 |  | 8.5 | 14 | ns | $\mathrm{tf} \geq \mathrm{tr}-2 \mathrm{~ns}$ |
|  | H中2 | 14 | 19.5 |  | 14 | 19.5 |  |  | 8.5 | 14 |  | 8.5 | 14 |  |  |
| Reset gate clock | ¢RG | 7 | 10 |  |  | 37 |  |  | 4 |  |  | 5 |  | ns |  |
| Substrate clock | $\phi$ SUB | 1.6 | 3.56 |  |  |  |  |  |  | 0.5 |  |  | 0.5 | $\mu \mathrm{s}$ | When draining charge |


| Item | Symbol | two |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |  |
|  |  |  |  |  |  |
| Horizontal transfer clock | $\mathrm{H} \phi 1, \mathrm{H} \phi 2$ | 12 | 19.5 |  | ns |
|  |  |  |  |  |  |

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)


Image Sensor Characteristics (horizontal drive frequency: 18MHz)
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G Sensitivity |  | Sg | 180 | 220 | 285 | mV | 1 | 1/30s accumulation |
| Sensitivity comparison | R | Rr | 0.35 | 0.50 | 0.65 |  | 1 |  |
|  | B | Rb | 0.40 | 0.55 | 0.70 |  | 1 |  |
| Saturation signal |  | Vsat | 380 |  |  | mV | 2 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Smear |  | Sm |  | -85 | -81.2 | dB | 3 | Frame readout mode*1 |
|  |  |  | -72 | -68.0 | High frame rate readout mode |  |  |
| Video signal shading |  |  | SHg |  |  | 20 | \% | 4 | Zone 0 and I |
|  |  |  |  |  | 25 | Zone 0 to II' |  |  |
| Dark signal |  | Vdt |  |  | 16 | mV | 5 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 3.33$ frame/s |
| Dark signal shading |  | $\Delta \mathrm{Vdt}$ |  |  | 8 | mV | 6 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 3.33$ frame/s, *2 |
| Line crawl G |  | Lcg |  |  | 3.8 | \% | 7 |  |
| Line crawl R |  | Lcr |  |  | 3.8 | \% | 7 |  |
| Line crawl B |  | Lcb |  |  | 3.8 | \% | 7 |  |
| Lag |  | Lag |  |  | 0.5 | \% | 8 |  |

*1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.
*2 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

## Zone Definition of Video Signal Shading



## Measurement System



Note) Adjust the amplifier gain so that the gain between [ $\left.{ }^{*} \mathrm{~A}\right]$ and $\left[{ }^{*} \mathrm{~B}\right]$, and between [ $\left.{ }^{*} \mathrm{~A}\right]$ and $\left[{ }^{*} \mathrm{C}\right]$ equals 1 .

## Image Sensor Characteristics Measurement Method

© Measurement conditions
(1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.
(2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level $(\mathrm{OB})$ is used as the reference for the signal output, which is taken as the value of the $\mathrm{Gr} / \mathrm{Gb}$ channel signal output or the R/B channnel signal output of the measurement system.
© Color coding of this image sensor \& Readout


The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the $B$ signal, respectively.
For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

Color Coding Diagram
© Readout modes

1. Readout modes list

| Mode name |  | Frame rate | Number of effective output lines |
| :--- | :--- | :---: | :---: |
| Frame readout mode | NTSC mode | 3.33 frame/s | 1720 (Odd 860, Even 860) |
|  | PAL mode | 3.57 frame/s | 1720 (Odd 860, Even 860) |
| High frame rate readout <br> mode | NTSC mode | 30 frame/s | 215 |
|  | PAL mode | 25 frame/s | 215 |
| AF1 mode | NTSC mode | 60 frame/s | 97 |
|  | PAL mode | 50 frame/s | 119 |
| AF2 mode | NTSC mode | 120 frame/s | 35 |
|  | PAL mode | 100 frame/s | 46 |

2. Frame readout mode, high frame rate readout mode

| Frame readout mode |  | High frame rate readout mode |
| :---: | :---: | :---: |
| 1st field | 2nd field |  |
|  |  |  |

Note) Blacked out portions in the diagram indicate pixels which are not read out.

1. Frame readout mode

In this mode, all pixel signals are divided into two fields and output.
All pixel signals are read out independently, making this mode suitable for high resolution image capturing.
2. High frame rate readout mode

Output is performed at 30 frames per second by reading out 4 pixels for every 16 vertical pixels and adding 2 pixels in the horizontal CCD.
The number of output lines is 215 lines.
This readout mode emphasizes processing speed over vertical resolution.

## 3. AF1 mode, AF2 mode

The AF modes increase the frame rate by cutting out a portion of the picture through high-speed elimination of the top and bottom of the picture in high frame rate readout mode. AF1 allows $1 / 60$ s and $1 / 50$ s output, and AF2 allows $1 / 120$ s and $1 / 100$ s output, so these modes are effective for raising the auto focus (AF) speed.


## () Definition of standard imaging conditions

(1) Standard imaging condition I:

Use a pattern box (luminance: $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S ( $\mathrm{t}=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
(2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S ( $\mathrm{t}=1.0 \mathrm{~mm}$ ) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
(3)Standard imaging condition III:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens (exit pupil distance -33 mm ) with CM500S ( $t=1.0 \mathrm{~mm}$ ) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diagram.

1. G Sensitivity, sensitivity comparison

Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of $1 / 100$ s, measure the signal outputs ( $V_{G r,} V_{G b}, V_{R}$ and $V_{B}$ ) at the center of each $G r, G b, R$ and $B$ channel screen, and substitute the values into the following formulas.
$\mathrm{VG}=(\mathrm{VGr}+\mathrm{VGb}) / 2$
$\mathrm{Sg}=\mathrm{V}_{\mathrm{G}} \times \frac{100}{30}[\mathrm{mV}]$
$\mathrm{Rr}=\mathrm{V}_{\mathrm{R}} / \mathrm{V}_{\mathrm{G}}$
$R b=V_{B} / V_{G}$
2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150 mV , measure the minimum values of the $\mathrm{Gr}, \mathrm{Gb}, \mathrm{R}$ and B signal outputs.
3. Smear

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150 mV . Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150 mV .
After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $\mathrm{Vsm}[\mathrm{mV}]$ ) independent of the $\mathrm{Gr}, \mathrm{Gb}, \mathrm{R}$ and B signal outputs, and substitute the values into the following formula.
$\mathrm{Sm}=20 \times \log \left(\mathrm{Vsm} \div \frac{\mathrm{Gra}+\mathrm{Gba}+\mathrm{Ra}+\mathrm{Ba}}{4} \times \frac{1}{500} \times \frac{1}{10}\right)[\mathrm{dB}](1 / 10 \mathrm{~V}$ method conversion value)
4. Video signal shading

Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150 mV . Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula.
$\mathrm{SHg}=(\mathrm{Grmax}-\operatorname{Grmin}) / 150 \times 100[\%]$
5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.
6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
7. Line crawl

Set to the standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150 mV , and then insert $R, G$ and $B$ filters and measure the difference between $G$ signal lines ( $\Delta \mathrm{Glr}, \Delta \mathrm{Glg}, \Delta \mathrm{Glb}[\mathrm{mV}]$ ) as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula.
$\mathrm{Lci}=\frac{\Delta \mathrm{Gli}}{\text { Gai }} \times 100[\%](\mathrm{i}=\mathrm{r}, \mathrm{g}, \mathrm{b})$
8. Lag

Adjust the Gr signal output value generated by the strobe light to 150 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.
$\operatorname{Lag}=(\mathrm{VIag} / 150) \times 100[\%]$



Notes) Substrate bias control

1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias.
2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a $2.7 \mathrm{k} \Omega$ grounding registor to the CCD Csuв pin.
Drive timing precautions
3. Blooming occurs in modes (high frame rate readout, etc.) that do not use the mechanical shitter, so do not ground the connected $2.7 \mathrm{k} \Omega$ resistor.
4. tf is slow, so the internally generated voltage Vsub may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 10 ms before entering the exposure period and the $2.7 \mathrm{k} \Omega$ resistor connected to the Csub pin is not grounded.
5. The blooming signal generated during exposure in mechanical shutter mode is swept by providing two fields or more of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the VL potential and the $\phi$ SUB pin DC voltage sag at this time.
Drive Timing Chart (Vertical Sequence) High Frame Rate Readout Mode $\rightarrow$ Frame Readout Mode/Electronic Shutter Normal Operation

[^0]
## NTSC/PAL Frame Readout Mode <br> Drive Timing Chart (Vertical Sync)

NTSC: 3.33 frame/s, PAL: 3.57 frame/s

Note) The 1013 H and 2026 H horizontal period in NTSC mode are 1672 clk , the 945 H and 1890 H horizontal period in PAL mode are 464 clk .
Drive Timing Chart (Readout) NTSC/PAL Frame Readout Mode
"a" Enlarged

Drive Timing Chart (High-speed Sweep Operation) NTSC/PAL Frame Readout Mode
"c" Enlarged

Drive Timing Chart (Horizontal Sync) NTSC/PAL Frame Readout Mode

Drive Timing Chart（Vertical Sync）NTSC／PAL High Frame Rate Readout Mode
NTSC： 30 frame／s，PAL： 25 frame／s

| vD |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { HD } \\ \prod_{\substack{\text { NTSC } \\ \text { PAL } \\ \frac{\infty}{N}}} 1 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |
| VIA |  |  |  | 『ा11T1T1T11 |  |  |  |  |
| vib $\ 11$ | Пा11111111111111111 |  |  | П1111111111111111111 |  |  |  |  |
| v2 $\Pi 11$ |  |  | TiT1Ш山 |  |  |  |  |  |
| ${ }^{\text {V3A }}$ |  |  |  |  |  |  |  |  |
| ${ }^{\text {V38 }}$ 山Шل |  |  | 山Ш |  |  |  |  |  |
| va $ل$ ل |  |  | ШШ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

Note）The 226 H and 225 H horizontal period in NTSC mode are 1372 clk ，the 270 H in PAL mode is 2039 clk ．
Drive Timing Chart (Readout) NTSC/PAL High Frame Rate Readout Mode
"d" Enlarged

Drive Timing Chart (Horizontal Sync) NTSC/PAL High Frame Rate Readout Mode, AF1 Mode, AF2 Mode

Drive Timing Chart (Vertical Sync) NTSC/PAL AF1 Mode

Note) The 113 H horizontal period in NTSC mode is 1372 clk , the 135 H horizongal period in PAL mode is 2354 clk .
Drive Timing Chart (Vertical Sync) NTSC/PAL AF2 Mode

Note) The 57 H horizontal period in NTSC mode is 686 clk , the 68 H horizontal period in PAL mode is 1177 clk .
Drive Timing Chart (Readout) NTSC/PAL AF1 Mode, AF2 Mode
"e" Enlarged

Drive Timing Chart NTSC/PAL AF1 Mode
"f" Enlarged

Drive Timing Chart NTSC/PAL AF1 Mode
"g" Enlarged

Drive Timing Chart NTSC/PAL AF2 Mode

Drive Timing Chart NTSC/PAL AF2 Mode
"i" Enlarged


## Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) Ionized air is recommended for discharge when handling CCD image sensors.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
2) Soldering
a) Make sure the package temperature does not exceed $80^{\circ} \mathrm{C}$.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.
3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.
a) Perform all assembly operations in a clean room (class 1000 or less).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
4) Installing (attaching)
a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
5) Others
a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.

Structure A


The cross section of lead frame can be seen on the side of the package for structure A.
Package Outline Unit: mm


20 pin DIP

$$
\begin{aligned}
& \text { 1. "A" is the center of the effective image area. } \\
& \text { 2. The two points "B" of the package are the horizontal reference. } \\
& \text { The point "B'" of the package is the vertical reference. } \\
& \text { 3. The bottom "C" of the package, and the top of the cover glass "D" } \\
& \text { are the height reference. } \\
& \text { 4. The center of the effective image area relative to "B" and "B'" } \\
& \text { is }(H, V)=(6.9,6.0) \pm 0.075 \mathrm{~mm} \text {. }
\end{aligned}
$$


PACKAGE STRUCTURE

$$
\text { 5. The rotation angle of the effective image area relative to } \mathrm{H} \text { and } \mathrm{V} \text { is } \pm 1^{\circ} \text {. }
$$

$$
\text { 6. The height from the bottom " } C \text { " to the effective image area is } 1.41 \pm 0.10 \mathrm{~mm} \text {. }
$$

$$
\begin{aligned}
& \text { The height from the bottom " } C \text { " to the effective image area is } 1.41 \pm 0.10 \mathrm{~mm} \text {. } \\
& \text { The height from the top of the cover glass " } D \text { " to the effective image area is } 1.49 \pm 0.15 \mathrm{~mm} \text {. }
\end{aligned}
$$

$$
\begin{aligned}
& \text { The tilt of the effective image area relative to the bottom "C" is less than } 50 \mu \mathrm{~m} \text {. } \\
& \text { The tilt of the effective image area relative to the top "D" of the cover glass is les }
\end{aligned}
$$

$$
\text { The tilt of the effective image area relative to the top "D" of the cover glass is less than } 50 \mu \mathrm{~m} \text {. }
$$

$$
\text { The thickness of the cover glass is } 0.5 \mathrm{~mm} \text {, and the refractive index is } 1.5 \text {. }
$$

The notches on the bottom of the package are used only for directional index, they must
not be used for reference of fixing.

| $\begin{aligned} & 0 \\ & \frac{0}{W} \\ & \frac{0}{0} \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |


[^0]:    
    列
    Apply 20 or more electronic shutter pulses at the start of exposure for the recording image. If less than 20 pulses are applied, the electronic shutter may occur a discharge error.
    〇Ь

