

Contents

1. General Descriptions	p. 2
2. Features	p. 2
3. Block Diagram	p. 3
4. Pin Connections	p. 4
5. Function Chart	p. 5
5.1 Memory Block	p. 5
5.1.1 Memory Configuration	p. 5
5.1.2 Memory Erase Unit	p. 5
5.2 Function Table	p. 6
5.3 Software Command	p. 7, 8
5.4 Status Register	p. 9
5.5 Programming Flowchart	p. 10, 11
5.6 Erase Algorithm	p. 12, 13
6. Absolute Maximum Ratings	p. 14
7. Recommended Operating Conditions	p. 14
8. Capacitance	p. 14
9. Read Operation	p. 15
9.1 DC Characteristics	p. 15
9.2 AC Characteristics	p. 15, 16, 17
10. Programming Operation	p. 17
10.1 DC Characteristics	p. 17
10.2 AC Characteristics	p. 18, 19, 20
11. Erase Operation	p. 21
11.1 DC Characteristics	p. 21
11.2 AC Characteristics	p. 21, 22, 23, 24
12. Block Erase and Data Write Characteristics	p. 25
13. Voltage Timing	p. 25
14. Attribute Memory	p. 26
14.1 Attribute Memory Read/Write Function Table	p. 26
14.2 AC Characteristics	p. 26
14.3 Attribute Memory Read Cycle	p. 27
14.4 Attribute Memory Write Cycle	p. 28, 29
15. Specification Changes	p. 30
16. Other Precautions	p. 30
17. External Diagrams	p. 31
18. Packing Specification	p. 32
19. External Appearances	p. 33


1. General Descriptions

The SHARP ID239S05, which panel design is SHARP standard, is a 8MB Flash Memory PC Card conforms to PCMCIA Release 2.0 and is offered to customers giving aim to confirm an external shape or electrical performances of the card. Before mass production, we will create a new product name dedicated for a customer and also present a specification which implies customer's request including panel design.

2. Features

- | | | |
|------|--|--|
| 2.1 | Type | 8MB Flash Memory Card
(Conforms to PCMCIA Rel.2.0) |
| 2.2 | Memory Capacity | |
| | Common Memory | 8M words×8 bits or 4M words×16 bits |
| | Attribute Memory | EEPROM Model 2k words×8 bits read/write |
| | Note) We have another type of attribute memory as follows. | |
| | | No EEPROM Model. (5 words×8 bits read only in card's control circuit) |
| | | Sample card name: ID239S06. Customers can choose one model from two. |
| 2.3 | Supply Voltage | |
| | Read Cycle | Vcc=5±0.5V, Vpp1, Vpp2=0~6.5V |
| | Read/Program/Erase Cycle | Vcc=5±0.5V, Vpp1, Vpp2=12.0V±5% |
| 2.4 | Erase Unit | Block(64k bytes/byte access, 128k bytes/word access) |
| 2.5 | Program/Erase Cycles | 100,000 cycles |
| 2.6 | Interface | Parallel I/O Interface |
| 2.7 | Function Table | See Function Table in page.6 |
| 2.8 | External Dimensions | 54×85.6×3.3 mm |
| 2.9 | Pin Connections | See Pin Connections in page.4 |
| 2.10 | Type of Connector | Conforms to PCMCIA Rel.2.0 Card Use Connector
(Card connector: JC20-J68S-NB3 JAE or
PCN-568J068-G/O Fujitsu) |
| 2.11 | Average Weight | 30g |
| 2.12 | Operating Temp Range | 0 to 60°C |
| 2.13 | Storage Temp Range | -20 to 65°C |
| 2.14 | External Appearance | External appearance shall be free of any dirt,
cratches and abnormalities that could adversely
affect sales. |
| 2.15 | Manufacturer's Code | The manufacturer's code shall be printed on the
memory card directly or on the seal which is then
attached to the memory card. |
| 2.16 | Brand Name | The user's brand name will be used. |
| 2.17 | Not designed or rated radiation hardened | |

3. Block Diagram



4. Pin Connections

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	18	Vpp1	35	GND	52	Vpp2
2	D3	19	A16	36	CD1	53	A22
3	D4	20	A15	37	D11	54	A23(NC)
4	D5	21	A12	38	D12	55	A24(NC)
5	D6	22	A7	39	D13	56	A25(NC)
6	D7	23	A6	40	D14	57	NC
7	CE1	24	A5	41	D15	58	NC
8	A10	25	A4	42	CE2	59	NC
9	OE	26	A3	43	NC	60	NC
10	A11	27	A2	44	NC	61	REG
11	A9	28	A1	45	NC	62	BVD2
12	A8	29	A0	46	A17	63	BVD1
13	A13	30	D0	47	A18	64	D8
14	A14	31	D1	48	A19	65	D9
15	WE / PGM	32	D2	49	A20	66	D10
16	RDY/ BSY	33	WP	50	A21	67	CD2
17	Vcc	34	GND	51	Vcc	68	GND

Pin Descriptions:

D0~D7	Data Bus (Input/Output)
D8~D15	Data Bus (Input/Output)
A0~A22	Address Bus (Input)
CE1, CE2	Card Enable (Input)
OE	Output Enable (Input)
WE/PGM	Write Enable/Program (Input)
CD1, CD2	Card Detect (Output)(Card Inserted Detection Signal)
WP	Write Protect (Output)(in write protect mode, the WP output signal is "HIGH")
Vpp1	Program/Erase Power Supply(Even Byte)
Vpp2	Program/Erase Power Supply(Odd Byte)
REG	Register Select (Input)
BVD1, BVD2	Battery Voltage Detect(Always "HIGH")
RDY/BSY	Ready/Busy (Output)

Notes: Pin 54: Address bit 23. Pin 55: Address bit 24 and Pin 56: Address bit 25 are no connection.

5. Function


5.1 Memory Block

5.1.1 Memory Configuration 8Mbits Flash Memory x 8 Devices.

5.1.2 Memory Erase Unit Block Erase

Block : Byte Mode 64k bytes

Word Mode 128k bytes



Device Pair

Block Pair

5.2 Function Table

$\overline{CE1}$	$\overline{CE2}$	A0	$\overline{WE}$	$\overline{OE}$	$\overline{REG}$	VppL	VppH	Vcc	Operation	D0-D7	D8-D15	Status
H	H	x	x	x	H	VppL	VppL	Vcc		Hi-Z	Hi-Z	Standby
L	H	L	H	L	H	VppL	VppL	Vcc	Read(x8)	Do(Even)	Hi-Z	Byte
L	H	H	H	L	H	VppL	VppL	Vcc	Read(x8)	Do(Odd)	Hi-Z	Byte
L	L	x	H	L	H	VppL	VppL	Vcc	Read(x16)	Do(Even)	Do(Odd)	Word
H	L	x	H	L	H	VppL	VppL	Vcc	Read(x8)	Hi-Z	Do(Odd)	Byte
L	x	x	x	H	H	VppL	VppL	Vcc	Output Disable	Hi-Z	Hi-Z	Byte
H	L	x	x	H	H	VppL	VppL	Vcc	Output Disable	Hi-Z	Hi-Z	Byte
L	H	L	L	H	H	VppH	VppH	Vcc	Program(x8)	Di(Even)	Don't care	Byte
L	H	H	L	H	H	VppH	VppH	Vcc	Program(x8)	Di(Odd)	Don't care	Byte
L	L	x	L	H	H	VppH	VppH	Vcc	Program(x16)	Di(Even)	Di(Odd)	Word
H	L	x	L	H	H	VppH	VppH	Vcc	Program(x8)	Don't care	Di(Odd)	Byte
L	H	L	H	L	H	VppH	VppH	Vcc	Verify(x8)	Do(Even)	Hi-Z	Byte
L	H	H	H	L	H	VppH	VppH	Vcc	Verify(x8)	Do(Odd)	Hi-Z	Byte
L	L	x	H	L	H	VppH	VppH	Vcc	Verify(x16)	Do(Even)	Do(Odd)	Word
H	L	x	H	L	H	VppH	VppH	Vcc	Verify(x8)	Hi-Z	Do(Odd)	Byte
L	H	H	L	L	H	VppH	VppH	Vcc	*1 Prohibited	—	—	—
L	H	L	L	L	H	VppH	VppH	Vcc	*1 Prohibited	—	—	—
L	L	x	L	L	H	VppH	VppH	Vcc	*1 Prohibited	—	—	—
H	L	x	L	L	H	VppH	VppH	Vcc	*1 Prohibited	—	—	—

*1. Do not use this mode as it will result in write errors.

H : High L : Low x : Don't care
 Di : Input Data Do : Output Data Hi-Z : High Impedance
 Vcc : 4.5 ~ 5.5 V VppL : 0.0 ~ 6.5 V VppH : 11.4 ~ 12.6 V
 VppX : VppL or VppH

Caution: When the write protect switch is in protect-mode, the WP signal is "HIGH" and write operation are not allowed.

5.3 Software Command(8/16 Bits Operation ()):16 Bits Operation)

Command	Bus Cycles	First Bus Cycle			Second Bus Cycle			
		Operation	Address	Data	Operation	Address	Data Input	Data Output
Read Array /Reset	1	Write	RA	FFH/ (FFFFH)	—	—	—	—
Read Intelligent Identifier	3	Write	DA	90H/ (9090H)	Read	IA	—	IID
Read Status Register	2	Write	DA	70H/ (7070H)	Read	DA	—	SRD
Clear Status Register	1	Write	DA	50H/ (5050H)	—	—	—	—
Erase Setup /Erase Confirm	2	Write	BA	20H/ (2020H)	Write	BA	00H/ (0000H)	—
Erase Suspend/ Erase Resume	2	Write	BA	80H/ (8080H)	Write	BA	00H/ (0000H)	—
Byte Write Setup/Write	2	Write	WA	40H/ (4040H)	Write	WA	WD	—
Alternate Byte Write Setup/Write	2	Write	WA	10H/ (1010H)	Write	WA	WD	—

- Note) 1. This Table shows the basic form of Erase, Verify and Program Verify.
Refer Programming Flowchart, Erase Algorithm in detail.
2. Bus operations are defined in function table in page.
3. IA: Device Identifier Address IID: Device Identifier Data

	DA	IA			IID	
		8Bits (Even Device)	8Bits (Odd Device)	16Bits	Byte (8Bits)	Word (16Bits)
Manufacturer Code	000000H-1FFFFFFH	000000H	000001H	000000H	89H	8989H
Device Code	000000H-1FFFFFFH	000002H	000003H	000001H	12H	1212H

RA : Read Address WA : Write Address WD : Write Data
 DA : Device Address (Any Address in device is acceptable.)
 BA : Erase Block Address (Erase Size is 64k Bytes.)
 SRD : Status Register Data

4. Either 40H(4040H) or 10H(1010H) are recognized by the WSM as the Byte Write Setup Command.

- a) Read Array/Reset Command: (FFH/FFFFH)
By writing this command, device/devices pair become read mode. The device remains enable for reads until the Command User Interface contents are altered.
- b) Intelligent Identifier Command: (90H/9090H):
After writing this command into the Command User Interface, a read cycle retrieves the manufacturer Code and device Code. To terminate the Operation, it is necessary to write another valid command into the register.
- c) Read Status Register Command: (70H/7070H):
By Writing this command, the Status Register may be read at any time to determine when a byte or block erase operation is complete, and whether that operation completed successfully. Refer to Status Register definition in page. 9. After writing this command, all subsequent read operations output data from the Status Register, until another valid command is written to the Command User Interface.
- d) Clear Status Register Command: (50H/5050H)
Status bits which show error, the Erase Status (SR. 5), Byte Write Status (SR. 4) bits and the Vpp Status bit (SR. 3) can be reset by the Clear Status Machine Register Command.
- e) Erase Setup/Erase Command: (20H/2020H)/(D0H/D0D0H):
Erase is executed one block (64kB for 1 device, 128kB for 2 devices) at a time.
This command is functional when Vpp=VppH and an Erase Setup Command is first written to the Command User Interface, followed by the Erase Confirm Command. After that, the device automatically outputs Status Register data when read. The CPU can detect the completion of the erase event by analyzing the output of the RDY/BSY pin, or the WSM Status bit of the Status Register. When erase is completed, the Erase Status bit should be checked.
If erase error is detected, the Status Register should be cleared.
- f) Erase Suspend/Erase Resume Command: (B0H/B0B0H)/(D0H/D0D0H)
The Erase Suspend command allows block erase interruption in order to read data from another block of memory. The device continues to output Status Register data when read, after the Erase Suspend Command is written. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended. RDY/BSY pin will also transition to V_{OL}. At this point, a Read Array Command can be written to the Command User Interface to read data from blocks other than that which is suspended. Vpp must remain at VppH while device is in Erase Suspend. Erase Resume Command, at which time the WSM will continue with the erase process. The Erase Suspend Status and WSM Status bits of the Status Register will be automatically cleared and RDY/BSY pin will return to V_{OL}. After the Erase Resume is written, the device automatically output Status Register data when read.
- g) Byte Write Setup/Write Command: (40H/4040H) or (10H/1010H)
This command is functional when Vpp=VppH and an Byte Write Setup Command is first written to the Command User Interface, followed by a second write specifying the address and data to be written. The WSM then take over, controlling the byte write and write verify algorithms internally. After the two command byte sequence is written to it, the device automatically outputs Status Register data when read. The CPU can detect the completion of the byte write event by analyzing the output of the RDY/BSY pin, or the WSM Status bits of the Status Register.

5.4 Status Register

The memory devices in this card have Status Register which shows state of the device.

Byte Access x8 Bits


bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SR. 7	SR. 6	SR. 5	SR. 4	SR. 3	SR. 2	SR. 1	SR. 0
WSMS	ESS	ES	BWS	VPPS	RFU	RFU	RFU

Register	Contents
SR. 7=Write State Machine Status 1=Ready 0=Busy	When set "1"s, read, erase, data write is acceptable.
SR. 6=Erase Suspend Status 1=Erase Suspend 0=Erase In Progress/Completed	Check whether Erase Suspend Command is executed or not.
SR. 5=Erase Status 1=Error In Block Erase 0=Successful Block Erase	Set "1"s when fail to Erase. Reset by the Clear Status Register Command.
SR. 4=Byte Write Status 1=Error In Byte Write 0=Successful Byte Write	Set "1"s when fail to Byte write. Reset by the Clear Status Register Command.
SR. 3=Vpp Status 1=Vpp Low Detect:Operation Abort 0=Vpp OK	Set "1"s when Vpp, which is needed in Byte Write or Erase operation, is below VppH. Reset by the Clear Status Register Command.
SR. 2~SR. 0=Reserved for Future Use	

Word Access x16 bits

bit15	bit8 bit7								bit0							
SR. 15	SR. 14	SR. 13	SR. 12	SR. 11	SR. 10	SR. 9	SR. 8	SR. 7	SR. 6	SR. 5	SR. 4	SR. 3	SR. 2	SR. 1	SR. 0	
Odd Byte device								Even Byte device								


5.5 Programming Flowchart (Byte Mode)



Note) *1. Write FFH after the last block write operation to reset the device to Read Array Mode.

*2. If error is detected, clear the Status Register before attempting retry or other error recovery.


Programming Flowchart
(Word Mode)



Note) *1. Write FFFFH after the last block write operation to reset the device to Read Array Mode.

*2. If error is detected, clear the Status Register before attempting retry or other error recovery.


5.6 Erase Algorithm (Byte Mode)



Note) *1. Write FFH after the last block erase operation to reset the device to Read Array Mode.

*2. If error is detected, clear the Status Register before attempting retry or other error recovery.

Erase Algorithm (Word Mode)



Note) #1. Write FFFFH after the last block erase operation to reset the device to Read Array Mode.

*2. If error is detected, clear the Status Register before attempting retry or other error recovery.

6. Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	-0.3 to 7.0	V
Input Voltage	V_{IN}	-0.3 to $V_{CC}+0.3$ (Max:7.0)	V
Output Voltage	V_{OUT}	-0.3 to $V_{CC}+0.3$ (Max:7.0)	V
Operating Temperature	T_{OPR}	0 to +60	°C
Storage Temperature	T_{STG}	-20 to +65	°C

7. Recommended Operating Conditions

PARAMETER	SYMBOL	MINIMUM	MAXIMUM	UNIT
Operating Temperature	T_{OPR}	0	+60	°C
Supply Voltage	V_{CC}	4.5	5.5	V
Input Voltage High	V_{IH}	3.5	$V_{CC}+0.3$	V
Input Voltage Low	V_{IL}	-0.3	0.8	V

8. Capacitance

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
Input Capacitance	C_{IN}	—	17	—	pF	$V_{CC}=5V \pm 10\%$
Input/Output Capacitance	C_{IO}	—	17	—	pF	$f=1MHz, T_a=25^\circ C$

9. Read Operation

9.1 D C Characteristics

(Vcc=4.5-5.5V, Ta=0-60°C)

	PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
1	Operating Voltage	High Temperature Low Temperature	V_{cc}	4.50	—	5.50	V
*1 2	Current Consumption	Static Operatin Current Dynamic Operating Current	I_{sn} I_{cc}	— —	2.0 30	 mA	X16, Address : PingPong
3	Input Voltage	Input Voltage Level High Input Voltage Level Low	V_{in} V_{il}	3.5 -0.3	— —	$V_{cc}+0.3$ 1.5	V Vcc=4.5-5.5V
4	Input Current	A0-A22, D0-D15 CE1, CE2, OE, WE, REG	I_{Li}	-10 -70	— —	70 10	$V_i = V_{cc}, 0V$ μA
5	Output Voltage	High Low	V_{oh} V_{ol}	$V_{cc}-0.5$ —	— —	— 0.4	V $I_{oh} = -2mA(+^2)$ $I_{oh} = -4mA(+^3)$ $I_{ol} = 4mA$

PingPong: Scan the target address, with accessing the target and another address alternately.

*1 (1) Static Operating Current: With the memory card's voltage at 5.5V and the CE1, CE2 OE, WE and REG signals "HIGH" ($V_{in} = V_{cc} - 0.2V$), A0 signal "LOW" ($V_{il} \leq 0.2V$) the current consumption is measured with the output open.

(2) Dynamic Operating Current: With the memory card's Vcc at 5.5V and Vppi=Vpp2 at 12.6V, current consumption during access is measured with the output open.

(Access time: 200ns) The current depends on addressing.

*2 D0-D15

*3 BVD1, BVD2, RDY/BSY, WP

9.2 A C Characteristics (Vcc=Vpp=4.5-5.5V, Ta=0-60°C)

Testing Conditions:

- 1) Input Pulse Level : 0.8-3.5V
- 2) Input Rise/Fall Time : 10ns
- 3) Input/Output Timing Reference Level : 1.5V
- 4) Output Load : 1TTL+CL(100pF) (including scope and jig capacitance)


9.2.1 Read Cycle

(Vcc=Vpp=4.5-5.5V, Ta=0-60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL (PCMCIA)			
Read Cycle Time	t_{ARAV}	t_{CR}	200	—	ns
Address Access Time	t_{ARQV}	t_{AA}	—	200	
Card Enable Access Time	t_{AEOV}	t_{AE}	—	200	
Output Enable Access Time	t_{AEOV}	t_{AE}	—	100	
Output Disable Time from CE*	t_{AHOV}	$t_{AH}(CE)$	—	90	
Output Disable Time from OE*	t_{AHOV}	$t_{AH}(OE)$	—	90	
Output Enable Time from CE	t_{AEOV}	$t_{AE}(CE)$	5	—	
Output Enable Time from OE	t_{AEOV}	$t_{AE}(OE)$	5	—	
Data Valid from Add Change		t_{AV}	0	—	

*Time until output becomes floating. (The output voltage is not defined.)

○ Read Cycle (3) . 16 Bits Output



- Note) 1. $\overline{WE}$ ="HIGH", during a read cycle.
 2. Either "HIGH" or "LOW" in diagonal areas.
 3. Change CE1 and CE2 at the same time.
 4. The output data becomes valid when last interval, t_{AA} , t_{ACE} or t_{OE} have concluded.

10. Programming Operation

10.1 D C Characteristics

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
Vpp1, Vpp2 operating Voltage	Read	V_{PPL}	0	6.5	V
	Program	V_{PPH}	11.4	12.6	
Vpp1, Vpp2 operating Current	Read	I_{SR}	—	1.6	mA
	Program	I_{PR}	—	35	
Vcc operating Current	Standby	I_{SR1}	—	2	
	Program	I_{CC}	—	75	
Input Voltage	V_{IL}	-0.3	1.5	V	Input open
	V_{IH}	3.5	$V_{CC}+0.3$		RMS
Output Voltage During Verify	V_{OL}	—	0.4		Input open
	V_{OH}	$V_{CC}-0.5$	—		RMS

- Note) 1. Power on Vcc before power on Vpp, power off Vcc after power off Vpp.
 2. Keep Vpp including its overshoot, below 13V.
 3. Card insertion or removal while applying Vpp=12V may cause a loss of integrity.
 4. Do not turn on or turn off during $\overline{CE}$ ="LOW".
 5. If V_{IH} goes above $V_{CC}+0.3V$, normal operation is not assured.

10.2 A C Characteristics (Vcc=4.5~5.5V, Vpp=12.0V±5%, Ta=0~60°C)

Testing Conditions:

- 1) Input Pulse Level : 0.8~3.5V
- 2) Input Rise/Fall Time : 10ns
- 3) Input/Output Timing Reference Level : 1.5V
- 4) Output Load : 1TTL+Ci(100pF) (including scope and jig capacitance)

10.2.1 Program Cycle

WE Controlled

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Write Cycle Time	t _{AVAV}	t _W	200	—	n s
Address Setup Time	t _{AVWL}	t _{W(A)}	20	—	
Write Recovery Time	t _{WHAX}	t _{W(WE)}	30	—	
Data Setup Time for WE	t _{DVWH}	t _{W(D-WEH)}	60	—	
Data Hold Time	t _{WDHX}	t _{W(D)}	30	—	
Write Recovery Before Read	t _{WHGL}		10	—	
Card Enable Setup time for WE	t _{ELWH}	t _{W(CE-WEH)}	140	—	
Address Setup for WE	t _{AVWH}	t _{W(A-WEH)}	140	—	
Card Enable Hold Time	t _{WHEN}		15	—	
Write Pulse Width	t _{WLWH}	t _{W(WE)}	120	—	
Write Pulse Width High	t _{WLWL}	t _{W(WEH)}	30	—	
WE High to RDY/BSY Going Low	t _{WHHL}		—	150	
Duration of write operation	t _{WHQVH}		6	—	μ s
Vpp Setup to WE Going High	t _{VPWH}		100	—	n s
Vpp Hold from Valid SRD, RDY/BSY High	t _{QVVL}		0	—	


CE Controlled

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Write Cycle Time	t _{AVAV}	t _W	200	—	n s
Address Setup Time	t _{AVEL}	t _{W(A)}	20	—	
Write Recovery Time	t _{WHAX}	t _{W(CE)}	30	—	
Data Setup Time for CE	t _{DVWH}	t _{W(D-CEH)}	60	—	
Data Hold Time	t _{WDHX}	t _{W(D)}	30	—	
Write Recovery Before Read	t _{WHGL}		10	—	
Write Enable Setup time for CE	t _{WLWH}	t _{W(WE-CEH)}	140	—	
Address Setup for CE	t _{AVWH}	t _{W(A-CEH)}	140	—	
Write Enable Hold Time	t _{WHWH}		0	—	
Write Pulse Width	t _{LEWH}	t _{W(CE)}	120	—	
Write Pulse Width High	t _{LEWL}	t _{W(CEH)}	30	—	
WE High to RDY/BSY Going Low	t _{WHHL}		—	150	
Duration of write operation	t _{WHQVH}		6	—	μ s
Vpp Setup to WE Going High	t _{VPWH}		100	—	n s
Vpp Hold from Valid SRD, RDY/BSY High	t _{QVVL}		0	—	

1. Set $\overline{CE1}$, $\overline{CE2}$, $\overline{OE}$ and $\overline{WE}$ "HIGH", when Vpp changes from 5V to 12V or vice versa.

○ Program Cycle (WE Controlled)



Note) While the data signal is in output mode, do not apply an opposite phase signal.

11. Erase Operation

11.1 D C Characteristics

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
Vpp1, Vpp2 Ope- Read	V _{PP1}	0	6.5	V	
rating Voltage Program	V _{PPHS}	11.4	12.6		
Vpp1, Vpp2 Ope- Standby	I _{ss2}	—	1.6	mA	I/O open
rating Current Erase	I _{PP}	—	35		RMS
(X16 Mode) Erase Suspend	I _{PPS}	—	1.6		CE1, CE2=V _{IL} , RMS
Vcc Operating Standby	I _{ss1}	—	2.0		I/O open
Current Erase	I _{cc1}	—	75	mA	RMS
(X16 Mode) Erase Suspend	I _{ccs}	—	22		CE1, CE2=V _{IL} , RMS
Input Voltage	V _{IL}	-0.3	1.5	V	
	V _{IH}	3.5	V _{cc} +0.3		
Output Voltage	V _{OL}	—	0.4	V	I _{OL} =4mA
During Verify	V _{OH}	V _{cc} -0.5	—		I _{OH} =-2mA

Note) Power on Vcc before power on Vpp, power off Vcc after power off Vpp. Keep Vpp including its overshoot, below 13V. Card insertion or removal while applying Vpp=12V may cause a loss of integrity. Do not turn on or turn off during $\overline{CE}$ ="LOW". If V_{IH} goes above V_{cc}+0.3V, normal operation is not assured.

11.2 A C Characteristics (Vcc=4.5~5.5V, Vpp=12.0V±5%, Ta=0~60°C)

Testing Conditions:

- 1) Input Pulse Level : 0.8~3.5V
- 2) Input Rise/Fall Time : 10ns
- 3) Input/Output Timing Reference Level : 1.5V
- 4) Output Load : 1TTL+C_L(100pF) (including scope and jig capacitance)

11.2.1 Erase Cycle

WE Controlled

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL (PCMCIA)			
Write Cycle Time	t _{AVAV}	t _{cw}	200	—	ns
Address Setup Time	t _{AVWL}	t _{su} (A)	20	—	
Write Recovery Time	t _{WHAX}	t _{rec} (WE)	30	—	
Data Setup Time for WE	t _{DVWH}	t _{su} (D-WEH)	60	—	
Data Hold Time	t _{WHDX}	t _h (D)	30	—	
Write Recovery Before Read	t _{WHGL}		10	—	
Card Enable Setup time for WE	t _{ELWH}	t _{su} (CE-WEH)	140	—	
Address Setup for WE	t _{AVWH}	t _{su} (A-WEH)	140	—	
Card Enable Hold Time	t _{WHEN}		15	—	
Write Pulse Width	t _{WLWH}	t _w (WE)	120	—	
Write Pulse Width High	t _{WHWL}	t _w (WEH)	30	—	
WE High to RDY/BSY Going Low	t _{WHHL}		—	150	
Duration of Erase operation	t _{WHOV2}		0.3	—	s
Vpp Setup to WE Going High	t _{VPPWH}		100	—	ns
Vpp Hold from Valid SRD, RDY/BSY High	t _{OVVL}		0	—	

CE Controlled

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Write Cycle Time	t _{AVW}	t _{ew}	200	—	ns
Address Setup Time	t _{AVEL}	t _{su} (A)	20	—	
Write Recovery Time	t _{WRAX}	t _{rec} (CE)	30	—	
Data Setup Time for CE	t _{DVEN}	t _{su} (D-CEH)	60	—	
Data Hold Time	t _{ENDX}	t _h (D)	30	—	
Write Recovery Before Read	t _{WRGL}		10	—	
Write Enable Setup time for CE	t _{WLEN}	t _{su} (WE-CEH)	140	—	
Address Setup for CE	t _{AVEN}	t _{su} (A-CEH)	140	—	
Write Enable Hold Time	t _{ENWH}		0	—	
Write Pulse Width	t _{WLEN}	t _w (CE)	120	—	
Write Pulse Width High	t _{WHL}	t _w (CEH)	30	—	s
WE High to RDY/BSY Going Low	t _{ENHL}		—	150	
Duration of Erase operation	t _{ENQV}		0.3	—	
Vpp Setup to WE Going High	t _{VPEH}		100	—	
Vpp Hold from Valid SRD, RDY/BSY High	t _{VVH}		0	—	ns


1. Set CE1, CE2, OE and WE "HIGH", when Vpp changes from 5V to 12V or vice versa.

12. Block Erase and Data Write Characteristics

(Vcc=4.5~5.5V, Vpp=12V±5%, Ta=0~60)

PARAMETER	MIN	TYP	MAX	UNIT
Block Pair Erase Time	—	1.6	10	s
Block Pair Write Time	—	0.6	2.1	s

13. Voltage Timing (Ta = 25°C)



PARAMETER	SYMBOL	MIN	MAX	UNIT
CE Setup Time	$t_{\text{setup}}(\text{CE})$	4.0	—	ns
CE Recovery Time	$t_{\text{recovery}}(\text{CE})$	1.0	—	ns
Vcc Falling Time	t_{fa}	3.0	300	ns

Note)

- When Vcc(4.5~5.5V) is applied to the memory card and you are inserting or removing the card, CE1, CE2 should both be high-impedance. At such a time, other signal line should also be hi-impedance. After inserting the memory card, do not access it during the CE setup time (minimum of 4ns). (During this time, neither CE1 nor CE2="LOW".)
- When Vcc is turn on, if the condition (for example, Vcc rising time, etc) is not sufficient to as specified, it is possible that device's Status Register is not cleared or device not becomes to Read Array Mode. To prevent these, it is recommended that using software command, reset the Status Register or set the device to Read Array Mode.

ex.

Reset the Status Register 50H(5050H)

Set to Read Array Mode FFH(FFFFH)

14. Attribute Memory

The attribute memory holds the attribute informations of the card such as the type of card, bit configuration, speed and so on.

EEPROM Model

Card has 2k bytes of EEPROM attribute memory. To read the attribute memory, set REG="LOW" and perform a read with the same access timing as common memory read. For this operation, access time is 300ns maximum. To allow 2k bytes of attribute memory, even addresses from 0 to 4096 are reserved. Since only the even-numbered bytes are used, reading odd-numbered bytes will result in invalid data.

Note) We have another type of attribute memory as follows.

No EEPROM Model. (Model no. ID239S06: 5 bytes device informations in even address 0 to 8, read only in card's control circuit, with the same access timing as common memory read)

14.1 Attribute Memory Read/Write Function Chart

CE1	CE2	AO	WE	OE	REG	MODE	D ₀ ~D ₇	D ₈ ~D ₁₅	STATUS
H	H	X	X	X	X		High-Z	High-Z	Standby
L	H	L	H	L	L	Read (×8)	D ₀ (even byte)	High-Z	Byte Access
L	H	H	H	L	L		High-Z	High-Z	Standby
L	L	X	H	L	L	Read (×8)	D ₀ (even byte)	High-Z	Byte Access
H	L	X	H	L	L		High-Z	High-Z	Standby
L	H	L	L	H	L	Write (×8)	D ₀ (even byte)	xxx	Byte Access
L	H	H	L	H	L		xxx	xxx	Standby
L	L	X	L	H	L	Write (×8)	D ₀ (even byte)	xxx	Byte Access
H	L	X	L	H	L		xxx	xxx	Standby
L	X	X	H	L	L	Attribute Memory Address 0~8	D ₀	High-Z	Byte Access

H : High

L : Low

X : High/Low not applicable

D_i : Input Data

D_o : Output Data

High-Z : High Impedance

xxx : Don't Care

Notes:

- 1) When the write protect switch is in protect-mode, the WP output signal is "HIGH" and write operations (including attribute memory) are not allowed.
- 2) A0-A11 are attribute memory addresses. Addresses after A12 are not decoded, so care should be taken.

14.2 AC Characteristics (VCC=4.5V~5.5V, Ta=0~50°C)

Testing Conditions


- 1) Input Pulse Level : 0.8~3.5V
- 2) Input Rise/Fall Time : 10ns
- 3) Input/Output Timing Reference Level : 1.5V
- 4) Output Load Capacitance : 1TTL+Cl (100pF)
(including scope and jig capacitance)

14.3 Attribute Memory Read Cycle

(V_{CC}=4.5~5.5V, T_a=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Read Cycle Time	t _{CR}	t _{CR}	300	—	ns
Address Access Time	t _{ACC}	t _a (A)	—	300	
Card Enable Access Time	t _{CE}	t _a (CE)	—	300	
Output Enable Access Time	t _{OE}	t _a (OE)	—	150	
Output Disable Time from CE		t _{d1s} (CE)	—	100	
Output Disable Time from OE	t _{DS}	t _{d1s} (OE)	—	100	
Output Enable Time from CE		t _{en} (CE)	5	—	
Output Enable Time from OE		t _{en} (OE)	5	—	
Data Valid from Add Change	t _{OH}	t _v (A)	0	—	

○ Attribute Memory Read Cycle



- Note: 1. To read attribute memory, $\overline{REG}$ ="LOW", $\overline{VE}$ ="HIGH" and either $\overline{CE2}$ ="LOW" or else $\overline{CE2}$ ="HIGH" and A0="LOW".
2. The output data becomes valid when last interval, t_a(A), t_a(CE) or t_a(OE) have concluded.

14.4 Attribute Memory Write Cycle

WE Controlled


(V_{CC}=4.5V~5.5V, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Write Cycle Time	t _{wc}	t _w	10	—	m s
Write Pulse Width	t _{wp}	t _w (WE)	180	—	n s
Address Setup Time	t _{as}	t _{su} (A)	10	—	
Data Setup Time for WE	t _{ds}	t _{su} (D-WEH)	100	—	
Crad Enable Setup Time	t _{ces}	t _{su} (CE)	0	—	
Output Enable Setup Time	t _{oss}	t _{su} (OE-WE)	45	—	
Address Hold Time	t _{ah}		260	—	
Write Hold Time	t _{wh}		0	—	
Output Enable Hold Time	t _{oeh}		70	—	m s
WE HIGH Hold Time	t _{weh}		9.9	—	
Data Hold Time	t _{dh}	t _h (D)	80	—	n s

CE Controlled

(V_{CC}=4.5V~5.5V, Ta=0~60°C)

PARAMETER	SYMBOL		MIN	MAX	UNIT
	SYMBOL	SYMBOL(PCMCIA)			
Write Cycle Time	t _{wc}	t _w	10	—	m s
Write Pulse Width	t _{wp}	t _w (CE)	210	—	n s
Address Setup Time	t _{as}	t _{su} (A)	10	—	
Data Setup Time for CE	t _{ds}	t _{su} (D-CEH)	100	—	
Write Enable Setup Time	t _{wes}	t _{su} (WE)	0	—	
Output Enable Setup Time	t _{oss}	t _{su} (OE-CE)	45	—	
Address Hold Time	t _{ah}		260	—	
Write Hold Time	t _{wh}		0	—	
Output Enable Hold Time	t _{oeh}		70	—	m s
CE HIGH Hold Time	t _{ceh}		9.9	—	
Data Hold Time	t _{dh}	t _h (D)	80	—	n s



15. Specification Changes

Specifications may be changed upon discussion and agreement between both parties.


16. Other Precautions

- Permanent damage occurs if the memory card is stressed beyond Absolute Maximum Ratings. Operation beyond the Recommended Operating Conditions is not recommended and extended exposure beyond the Recommended Operating Conditions may affect device reliability.
- Writing to the memory card can be prevented by switching on the write protect switch on the end of the memory card.
- Avoid allowing the memory card connectors to come in contact with metals and avoid touching the connectors, as the internal circuits can be damaged by static electricity.
- Avoid storing in direct sunlight, high temperatures (do not place near heaters or radiators), high humidity and dusty areas.
- Avoid subjecting the memory card to strong physical abuse. Dropping, bending, smashing or throwing the card can result in loss of function.
- When the memory card is not being used, return it to its protective case.
- Do not allow the memory card to come in contact with fire.

SHARP

Ⓐ ENLARGEMENT OF THE
WRITE-PROTECT SWITCH

17. External Diagrams



APPLICABLE		SCALE	UNIT	Ⓐ		
MODEL		1/1	mm	Ⓐ		
THICKNESS		MATERIAL	FINISH	CH. DATE	REVISE	CHANGE
DATE	1994.11.16			NAME	MEMORY CARD	
DESIGN	COMM	TRACE	CHECK	APPROVE	EXTERNAL DIAGRAM	
					PCMCIA Rel. 2.0 TYPE	
					IC GROUP	
					SHARP CORPORATION	
				DRAWING NO.	MC001-A102	

18. PACKING SPECIFICATION

epiS connector Side

IC Memory Card



TESTING NO. 1000
MANUFACTURING NO.

MC 18 1

Part 5 List

	Parts Name
A	Flexible Plastic Case
B	Inner Carlin (35 sheets contained)
C	Outer Carlin (100 sheets contained)
D	Outer Case (400 sheets contained)

Packaging Specification


3. Label ³ The model no. and Manufacturing dt. on the back panel of the radio.
2. Each Memory card is contained in the slidable plastic case. (The top edge of the card comes in the place where the case is released, and the connector side is placed against the case in this position.) The connector is not reduced by finger, as shown in the figure.)
3. The inner casing contains 25 pieces of the card with the same. (Note 1.)
4. The product name, Lot no. (product no.), quantity and the date are either written directly on the inner casing, or printed on the label which is then attached on inner casing.
5. The outer casing contains 4 inner casings (Note 1.)
6. The product name, Lot no. (product no.), quantity and the date are either written directly on the outer casing, or printed on the label which is then attached on the outer casing.
7. The outer casing is thus put in the outer case, which contains 4 outer casings. (Note 3.)
8. The product name, Lot no. (product no.), quantity and the date are either written directly on the case or printed on the label which is then attached on the case.

May 3. The last packing unit is 23


pieces which is the company
 purchased in the summer of 1941

2. The secret is in the surprise.




4 1 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041

[illegible]

3448 4300000 1000000



APPROV. NO.	SCALE	UNIT	A		
MODEL		MM	A		
102XXXX				REVISE	ENABLER
THIS PART DIFFERS FROM	MATERIAL	SIZING	NAME	102XXXX	-
				Packing Specification	
DATE	10-5, 10-10				
REMARKS: 1. SEE DRAWING "PAPER TUBE" 2. "WATERPROOF CEMENT" BOARD 3. "WOOD" BOARD 4. "WOOD" BOARD					
DRAWING NO. IMP 035-1700					

SHARP**19. EXTERNAL APPEARANCES****CONNECTOR SIDE****FRONT PANEL****LABELING POSITION
BACK PANEL****LABEL SIZE AND DENOTATIONS**

APPLICABLE	SCALE	UNIT	CH. DATE	REVISE	CHARGE
MODEL	ID239S05	mm			
THICKNESS	REFERENCE	MATERIAL	FINISH	NAME	EXTERNAL APPEARANCES
					ID239S05
DATE	1995. 10. 10	MEMORY CARD BUSINESS PROJECT TEAM			
<i>K. Hoshino</i> <i>S. Saito</i>		INTEGRATED CIRCUITS GROUP			
		SHARP CORPORATION			
DRAWING NO.					INC059-P100