
SIEMENS

IDA1414-16

.112" Red, 17 Segment, 16 Character DL1414 Intelligent Display® Assembly IDA1414-16-1 Buffered Input Data Lines



FEATURES

- 112" Magnified Monolithic Character
- Wide Viewing Angle ±40°
- Complete Alphanumeric Display Assembly Using the DL1414T
 - Built-in Multiplex and LED Drive Circuitry
 - Built-in Memory
 - Built-in Character Generator
- 64 Character ASCII Set
- Direct Access to Each Digit Independently
- Single 5.0 Volt Power Supply
- TTL Compatible
- · Easily Interfaced to a Microprocessor
- IDA1414-16-1 Buffered Input Data Lines

DESCRIPTION

The IDA1414-16 assembly is an extension of the DL1414T Intelligent Display. This assembly provides the designer with circuitry for display maintenance. It also minimizes interaction and interface normally required between the user's system and a multiplexed alphanumeric display.

The assembly consists of four DL1414s in a single row, together with decoder and interface buffer on a single printed circuit board. Each DL1414 provides its own memory, ASCII ROM character decoder, multiplexing circuitry, and drivers for the four 17-segment LEDs.

Intelligent Display Assemblies can be used for applications such as data terminals, controllers, instruments, and other products which require an alphanumeric display.

Maximum Ratings

V _{cc}	6.0 V
Voltage, Applied to Any Input	-0.5 to Vcc +0.5 Vdc
Operating Temperature	
Storage Temperature	20°C to +70°C
Relative Humildity (non condensing) at a	


OPTOELECTRONIC CHARACTERISTICS at 25°C

Parameter	Symbol	Min.	Тур.	Max	Units	Conditions
Supply Volltage Supply Current-1(Total) Supply Current-2 (Total)	V _{cc}	4.75		5.25 400 380	V mA mA	V _{cc} = 5.0 V (10 segments/digit)
Supply Current-1 (Display Blank) Supply Current-2 (Display Blank)	CC BLANK			75 25	mA mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = 0$
Input Voltage-High -1 (D ₀ -D ₆ , A ₂ , A ₃ , WR) -1 (A ₀ , A ₁) -2 (D ₀ -D ₆ , A ₀ , A ₁) -2 (A ₂ , A ₃ , WR)	V _{IH}	2.0 2.7 3.5 2.7 3.5 2.0		-	V V V V	V _{cc} = 4.5 V V _{cc} = 5.5 V V _{cc} = 4.5 V V _{cc} = 5.5 V
Input Voltage-Low, All Inputs	٧,			0.8	V	V _{cc} = 4.5 V
Input Current-High, Any Input	I _H			20	μА	$V_{cc} = 5.5 \text{ V}, V_i = 2.7 \text{ V}$
Input Current-Low, Any Input	I _{IL}			400	μА	V _{cc} = 5.5 V, V _i = 0.4 V
Luminous Intensity, Average/Digit	I _v		0.5	-	mcd	V _{cc} = 5.0 V (8 segments/digit)
Peak Emission Wavelength	λpk		660		nm	
Viewing Angle			±40		Deg.	

SWITCHING CHARACTERISTICS @ 5 V

Parameter	Symbol	0°C Typ.	+25°C Min.	+65°C Typ.	Unit	
Write Pulse	T _w	300	325	350	nS	
Address/DE Setup Time	T _{AS}	350	400	450	nS	
Data Set Up Time	T _{DS}	350	400	450	nS	
Write Set Up Time	T _{wo}	50	75	100	nS	
Data Hold Time	T _{DH}	50	75	100	nS .	
Address/DE Hold Time	T _{AH}	50	75	100	nS	

TIMING CHARACTERISTICS



Optical Characteristics at 25°C

The IDA1414-16, Intelligent Display Assembly, has 16 alphanumeric canracters and operates from just a 5 V supply. Based on the the DL1414T, four character Intelligent Display, the IDA1414-16 adds all the support logic required for direct connection to most microprocessor buses. The system interface takes place through a 14 hole dual in line pattern. Wires may be soldered directly to these holes or contact can be made with a ribbon cable and a connector, such as Berg 65493-006 or Amp 86383-1/86838-2.

System Power Requirements

Operating from a single +5 volt power supply, the IDA1414-16 requires a maximum operating current of 400 mA with ten of the segments lit on each character. With the display blanked, the board circuitry draws 75 mA maximum.

Display Interface

The display interface on the 14 pin dual in line pattern consists of seven data lines (D0 to D6), four address lines (A0 to A3), write pulse, $V_{\rm CC}$ and GND.

WR (Write, active low) line must be pulsed low for minimum of 325 ns to store a character in the display memory. See the Timing Characteristics diagram for timing and relationships to other signals.

Address lines A0 to A3 are set up so that the right most character is the lowest address. The left most character is the highest address. Data lines are set up so that D0 is the least significant bit and D6 is the most significant bit.

Using The Display Interface

By using memory mapped I/O techniques, the IDA can be treated almost like a memory location—supply the data, address and proper control signals and the characters appear, with each character location independently addressable. The basic signal flow sequence to load a character would start with the address lines going to the desired address. After the address has stabilized, the data can change to the desired values. After the data have stabilized, the WR pulse is started and must remain low for at least 325 ns. Signals must be held stable for 75 ns minimum after the rising edge of the WR pulse to ensure correct loading while the addresses must be stable for 400 ns preceding the same rising edge of the WR pulse. Refer to the Timing Characteristics diagram.

System Design Considerations

It is often necessary, because of the nature of displays, to use a ribbon cable from the CPU board. The IDA has a 14 pin dual in line pattern for this purpose. Use IDA1414-16-1 (buffered version) rather than IDA1414-16-2 (non-buffered version) when the ribbon cable is over twelve inches. Voltage transients from noisy systems may couple through the cables into the Intelligent Display and can cause serious damage.

Avoid handling the IDA other than by the edges of the PCB. Static damage can still be a problem, so take the necessary precautions. Keep in conductive material, grounded work areas, etc.

The IDAs should need minimal cleaning, i.e., a gentle wiping with a soft damp cloth. Alcohol should *never* be used on any Intelligent Display device. Always check the chemical composition of any solvent before using on any Intelligent Display device.

Interconnection


Wires may be soldered directly to 14 hole dual in line position or contact can be made with ribbon cable and connector such as Berg 65493-006 or Amp 86838-1/86838-2.

CHARACTER SET

		ı	DO	Ĺ	Н	L	Н	L	Н	L	н	L	н	L	н	L	н	L	Н
			D1	L	L	Ħ	Н	L	L	Н	Н	L	L	н	н	L	L	Τ	Н
			D2	L	L	L	L	Ι	н	н	Ι	L	L	L	L	Ι	Ι	н	Н
			DЗ	L	L	L	L	ب	L	L	L	Ή	н	н	н	н	н	Н	н
D6	D5	D4	HEX	0	1	2	3	4	5	6	7	е	9	Α	В	C	D	Ε	F
L	I.	L	2		١.	11	밁	5	絽	ה ה	/	\	>	米	4	/	1		/
L	н	Ή	3	Ü		Ē	3	닉	5	5	7	Ü	9	_	١ ,	<u>/</u> _		_7	77
н	L	L	4	ũ	F3	38	[_		<u>E</u> _	F	[5	1	1	LJ	К	[_	M	N	
н	L	н	5	FD	[]	段	<i>C</i> 5	7	LJ	1	17	Х	Y	-7 /_	[\		^	

All other input codes display "blank"

Schematic



Pin ·	Function
1	A0 Digit Select
2	A1 Digit Select
3	D4 Data Input
4	D0 Data Input (LSB)
5	D3 Data Input
6	D2 Data Input
7	GND
8	A3 Digit Select
9	WR Write
10	A2 Digit Select
11	D6 Data Input (MSB)
12	D1 Data Input
13	D5 Data Input
14 .	+VCC