

Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS ECL STATIC RAM 16K (4K x 4-BIT) SRAM

PRELIMINARY
IDT10484, IDT10A484
IDT100484, IDT100A484
IDT101484, IDT101A484

FEATURES:

- 4096-words x 4-bit organization
- Address access time: 4/4.5/5/7/8/10/15 ns
- Low power dissipation: 900mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- Corner and Center power pin pinouts
- Standard through-hole and surface mount packages
- Guaranteed-performance die available for MCMs/hybrids
- MIL-STD-883, Class B product available


DESCRIPTION:

The IDT10484(10A484), IDT100484(100A484) and IDT101484(101A484) are 16,384-bit high-speed BiCEMOS™ ECL static random access memories organized as 4Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. This device is available in both the traditional corner-power pinout, and "revolutionary" center-power pin configurations. Because they are manufactured in BiCEMOS™ technology, power dissipation is greatly reduced over equivalent bipolar devices. Low power operation provides higher system reliability and makes possible the use of the plastic SOJ package for high-density surface mount assembly.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

FUNCTIONAL BLOCK DIAGRAM



2811 drw 01

BiCEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JANUARY 1992

©1991 Integrated Device Technology, Inc.

PIN CONFIGURATIONS

D0	1	28	CS	VCCA	1	28	VCC
D1	2	27	WE ₁	Q2	2	27	Q1
D2	3	26	WE ₂	Q3	3	26	Q0
D3	4	25	NC	A0	4	25	D3
Q0	5	24	A11	A1	5	24	D2
Q1	6	23	A10	A2	6	23	D1
VCC	7	22	A9	A3	7	22	D0
VCCA	8	21	VEE	A4	8	21	CS
Q2	9	20	NC	A5	9	20	WE ₁
Q3	10	19	A8	A6	10	19	WE ₂
A0	11	18	A7	A7	11	18	NC
A1	12	17	A6	A8	12	17	A11
A2	13	16	A5	NC	13	16	A10
A3	14	15	A4	VEE	14	15	A9


CENTER POWER
"A"
TOP VIEW

2811 drw 02a

CORNER POWER
"NON-A"
TOP VIEW


2811 drw 02b

PACKAGES




400-Mil-Wide
CERAMIC PACKAGE
C28-2

2811 drw 03



400-Mil-Wide
CERPACK
E28-2

2811 drw 04a




300-Mil-Wide
PLASTIC SOJ PACKAGE
S028-5

2811 drw 04b

PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A11	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
WE ₁ , WE ₂	Write Enable Inputs
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
VCC	Less Negative Supply Voltage

2811 tbl 01



Characterized Die
For Hybrid and MCM
Applications

2760 drw 05

LOGIC SYMBOL

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
CIN	Input Capacitance	4	—	3	—	pF
COUT	Output Capacitance	6	—	3	—	pF

2811 tbl 02


TRUTH TABLE⁽¹⁾

CS	WE ₁ , WE ₂	DataOUT	Function
H	X	L	Deselected
L	*H ⁽²⁾	RAM Data	Read
L	*L ⁽³⁾	L	Write

NOTES:

1. H=High, L=Low, X=Don't Care
2. *H = Either WE₁ or WE₂ are high.
3. *L = Both WE₁ and WE₂ are low.

2811 tbl 03



2811 drw 06

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
V _{TERM}	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
T _A	Operating Temperature	10K	0 to +75	°C
		100K	0 to +85	
		101K	0 to +75	
T _{BIAS}	Temperature Under Bias		-55 to +125	°C
T _{STG}	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
P _T	Power Dissipation		1.5	W
I _{OUT}	DC Output Current (Output High)		-50	mA

AC/DC ELECTRICAL OPERATING RANGES

I/O	V _{EE}	T _A
10K	-5.2V ± 5%	0 to +75°C, air flow exceeding 2 m/sec
100K	-4.5V ± 5%	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2760 tbi 05

NOTE:

2760 tbi 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾


Symbol	Parameter	10K			100K/101K		Unit
		Min.	Max.	T _A	Min.	Max.	
V _{OH}	Output HIGH Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1000 -960 -900	-840 -810 -720	0°C 25°C 75°C	-1025	-880	mV
V _{OL}	Output LOW Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1870 -1850 -1830	-1665 -1650 -1625	0°C 25°C 75°C	-1810	-1620	mV
V _{OHC}	Output Threshold HIGH Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	-1020 -980 -920	— — —	0°C 25°C 75°C	-1035	—	mV
V _{OLC}	Output Threshold LOW Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	— — —	-1645 -1630 -1605	0°C 25°C 75°C	—	-1610	mV
V _{IH}	Input HIGH Voltage (Guaranteed Input Voltage High for All Inputs)	-1145 -1105 -1045	-840 -810 -720	0°C 25°C 75°C	-1165	-880	mV
V _{IL}	Input LOW Voltage (Guaranteed Input Voltage Low for All Inputs)	-1870 -1850 -1830	-1490 -1475 -1450	0°C 25°C 75°C	-1810	-1475	mV
I _{IH}	Input HIGH Current						
	V _{IN} = V _{IH} (Max) <u>CS</u> Others	— —	220 110	— —	— —	220 110	μA μA
I _{IL}	Input LOW Current						
	V _{IN} = V _{IL} (Min) <u>CS</u> Others	0.5 -50	170 90	— —	0.5 50	170 90	μA μA
I _{EE}	Supply Current	-210	—	—	-190 (100K) -210 (101K)	—	mA

NOTE:

- R_L = 50Ω to -2V, air flow exceeding 2 m/sec.


2760 tbi 05

AC TEST LOAD CONDITION



2811 drw 07

AC TEST INPUT PULSE



Note: All timing measurements are referenced to 50% input levels.

2811 drw 08

RISE/FALL TIME

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_R	Output Rise Time	—	2	—	ns
t_F	Output Fall Time	—	2	—	ns

2811 tbl 06

FUNCTIONAL DESCRIPTION

The IDT10484(10A484), IDT100484(100A484), and IDT101484(101A484) BiCEMOS ECL static RAMs provide high speed with low power dissipation typical of BiCMOS ECL. These devices are available in both the traditional corner-power pinout and the "revolutionary" center-power pinout for reduced noise and improved system performance.

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (CS). The Address (ADDR) settles and data appears on the output after time t_{AA} . Note that DataOUT is held for a short time (t_{OH}) after the address begins to change for the next access, then ambiguous data is on the bus until a new time t_{AA} .

WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array. This Write Pulse, called WE , is formed as the logical AND of the WE1 and WE2 inputs; that is, when WE1 and WE2 both are driven low, WE goes low and the write cycle begins.

While CS and ADDR must be set-up when WE goes low, DataIN can settle after the falling edge of WE , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery time" (t_{WR}).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S4		S4.5		S5		S7		S8		S10		S15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle																
tACS	Chip Select Access Time	—	2.5	—	2.5	—	3.0	—	3.5	—	5.0	—	5.0	—	5.0	ns
trCS	Chip Select Recovery Time	—	2.5	—	2.5	—	3.0	—	3.5	—	5.0	—	5.0	—	5.0	ns
tAA	Address Access Time	—	4.0	—	4.5	—	5.0	—	7.0	—	8.0	—	10.0	—	15.0	ns
toH	Data Hold from Address Change	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns

NOTE:

1. Input and Output reference level is 50% point of waveform.


2811 tbl 07

READ CYCLE GATED BY CHIP SELECT (1, 2)



2811 drw 09

READ CYCLE GATED BY ADDRESS (1, 3)



2811 drw 10

NOTES:

1. WE is high for read cycle.
2. Address valid prior to or minimum tAA-tACS before CS active.
3. CS active prior to or minimum tAA-tACS after address valid.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S4		S4.5		S5		S7		S8		S10		S15		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Write Cycle																	
tw	Write Pulse Width (twSA = minimum)	3.0	—	3.5	—	4.0	—	6.0	—	7.0	—	8.0	—	10.0	—	ns	
twSD	Data Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
twSD2 ⁽²⁾	Data Set-up Time to <u>WE</u> High	2.0	—	2.0	—	3.0	—	5.0	—	5.0	—	5.0	—	5.0	—	ns	
twSA	Address Set-up Time (tw = minimum)	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
twSCS	Chip Select Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
twHD	Data Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns	
twHA	Address Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns	
twHCS	Chip Select Hold Time	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	1.0	—	ns	
twS	Write Disable Time	—	3.0	—	3.0	—	3.0	—	5.0	—	5.0	—	5.0	—	5.0	ns	
twR ⁽³⁾	Write Recovery Time	—	3.0	—	3.0	—	3.0	—	5.0	—	5.0	—	5.0	—	5.0	ns	

NOTES:

2811 tbi 08

1. Input and Output reference level is 50% point of waveform.
2. twSD is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twSD2 with respect to rising edge of WE.
3. twR is defined as the time to reflect the newly written data on the Data Outputs (Q0 to Q3) when no new Address Transition occurs.

WRITE CYCLE TIMING DIAGRAM



2811 drw 11

ORDERING INFORMATION⁽¹⁾

IDT	nnnnn Device Type	aa Architecture	nn Speed	a Package	a Process/ Temp. Range	
					Blank B(1)	Commercial Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					DF U(1) Y	CERDIP Bare Die for MCMs and/or Hybrids Plastic SOJ
					4 4.5 5 7 8 10 15	Speed in Nanoseconds
					S	Standard Architecture
					10484	16K (4K x 4-bits) BiCMOS ECL-10K Corner-Power Pin Static RAM
					10A484	16K (4K x 4-bits) BiCMOS ECL-10K Center-Power Pin Static RAM
					100484	16K (4K x 4-bits) BiCMOS ECL-100K Corner-Power Pin Static RAM
					100A484	16K (4K x 4-bits) BiCMOS ECL-100K Center-Power Pin Static RAM
					101484	16K (4K x 4-bits) BiCMOS ECL-101K Corner-Power Pin Static RAM
					101A484	16K (4K x 4-bits) BiCMOS ECL-101K Center-Power Pin Static RAM

2811 drw 12

NOTE:

1. Please contact your IDT Sales Representative for more information on specifications and availability of Military and Die products.

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

Integrated Device Technology, Inc.

2975 Stender Way, Santa Clara, CA 95054-3090


Telephone: (408) 727-6116

FAX 408-492-8674

PACKAGE DIAGRAM OUTLINES

CERPACK

REV	DCN	DESCRIPTION	DATE	APPROVED
04	17576	UPDATED TO STANDARDIZE DWG	4-6-90	S Thomas



NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL DIMENSIONS ARE IN INCHES.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.

SYMBOL	E16-1		E20-1		E24-1		E28-1		E28-2	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
C	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	—	.540	—	.640	—	.740	—	.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	—	.305	—	.305	—	.440	—	.550	—	.400
e	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
N	16		20		24		28		28	
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	—	.045	—	.045	—	.045	—	.045	—	.045
S1	.005	—	.005	—	.005	—	.000	—	.005	—
MIL-M-38510	F-5		F-9		F-6		F-11A		F-11	
EXCEPTIONS	NONE		NONE		NONE		NONE		NONE	
JEDEC	MO-092-AC		NOT		NOT		NOT		NOT	
EXCEPTIONS	NONE		REGISTERED		REGISTERED		REGISTERED		REGISTERED	

TOLERANCES UNLESS
OTHERWISE SPECIFIED
FRAC DEC ANGLES
± — ± — ± —

APPROVALS

DATE

DRAWN *AA*

03/90

CHECKED



Integrated Device Technology, Inc.

3236 Scott Blvd., Santa Clara, CA 95051

(408) 727-6116 FAX: (408) 727-2328

CERPACK MARKETING DWG

SCALE

SIZE

DRAWING NO.

REV

N/A

A

PSC-2039

04


DO NOT SCALE DRAWING

SHEET

PACKAGE DIAGRAM OUTLINES


SIDEBRAZE (Cont)


REV	DCN	DESCRIPTION	DATE	APPROVED
05	17563	UPDATED TO STANDARDIZE DWG	4/2/90	<i>J Thomas</i>
06	22239	CHANGED b1 MIN DIMENSION		



NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL DIMENSIONS ARE IN INCHES.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.

DWG #	C28-2							
SYMBOL	MIN	MAX			CONFIGURATION		EXCEPTIONS	
A	.090	.200	MIL-M-38510		NOT LISTED			
b	.014	.023	JEDEC		NOT REGISTERED			
b1	.045	.060	TOLERANCES UNLESS OTHERWISE SPECIFIED FRAC DEC ANGLES ± - ± - ± -		 Integrated Device Technology, Inc. 3236 Scott Blvd., Santa Clara, CA 95051 (408) 727-6116 FAX: (408) 727-2328			
C	.008	.014						
D	1.380	1.420						
E	.380	.420						
E1	.390	.420						
e	.100 BSC		APPROVALS	DATE	28 LD SIDE BRAZE (400 MIL) MKT DWG			
L	.100	.175	DRAWN <i>AA</i>	03/90				
L1	.150	-	CHECKED					
N	28							
Q	.030	.060						
S	.030	.065			SCALE	SIZE	DRAWING NO.	REV
S1	.005	-			N/A	A	PSC-2033	06
S2	.005	-			DO NOT SCALE DRAWING			SHEET 25



Integrated Device Technology, Inc.

3236 Scott Blvd., Santa Clara, CA 95051

(408) 727-6116 FAX: (408) 727-2328

28 LD SIDE BRAZE
(400 MIL) MKT DWG

SCALE	SIZE	DRAWING NO.	REV
N/A	A	PSC-2033	06

DO NOT SCALE DRAWING

SHEET

35

SOJ

■ 4825771 0021968 667 ■

PACKAGE DIAGRAM OUTLINES

SOJ (Continued)


DWG #		SO20-1		DWG #		SO2B-5		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE
	AD				AF			
	MIN	NOM	MAX		MIN	NOM	MAX	
A	.120	.130	.140		.120	.130	.140	
A1	.078	.086	.095		.078	.086	.095	
D	.500	.506	.512	3,4	.700	.706	.712	3,4
E	.335	.340	.347		.335	.340	.347	
E1	.292	.296	.300	3,5	.292	.296	.300	3,5
E2	.262	.267	.272	6	.262	.267	.272	6
N	20				28			

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS $\square$ -A $\square$ AND $\square$ -B $\square$ TO BE DETERMINED AT DATUM PLANE $\square$ -H $\square$
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE $\square$ -H $\square$
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- DIMENSION E1 DO NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE
- DIMENSION E2 TO BE DETERMINED AT SEATING PLANE $\square$ -C $\square$ CONTACT POINT
- THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-088, VARIATION AD & AF

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27844	03	REDRAW TO JEDEC FORMAT	03/15/85	

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	.362	.370	.362	.370
P1	.196	.204	.196	.204
P2	.450 BSC		.650 BSC	
X	.018	.026	.018	.026
ø	.050 BSC		.050 BSC	
N	20		28	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2870 Shafter Way, Santa Clara, CA 95054	
±	±	PHONE: (408) 757-9116	
±	±	FAX: (408) 885-8874	
±	±	TW: 810-338-8270	
±	±		
APPROVALS	DATE	TITLE	REV
DRAWN	03/15/85	PJ 20 & 28 PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SOJ	
		.050" PITCH	
		SIZE	REV
		C	03
		PSC-4024	
		DO NOT SCALE DRAWING	