

T-46-23-08



Integrated Device Technology, Inc.

**HIGH-SPEED BiCMOS
ECL STATIC RAM
16K (4K x 4-BIT) SRAM**
PRELIMINARY
IDT10A484
IDT100A484
IDT101A484
FEATURES:

- 4096-words x 4-bit organization
- Address access time: 5/7/8/10 ns
- Low power dissipation: 700mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- Center-power pinout for reduced noise
- Standard through-hole and surface mount packages

DESCRIPTION:

The IDT10A484, IDT100A484 and IDT101A484 are 16,384-bit high-speed BiCEMOS™ ECL static random access memories organized as 4Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.


These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. This device have been configured to follow the center-power pinout for reduced noise allowing higher speed operation. Because they are manufactured in BiCEMOS™ technology, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataOUT is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion. Two Write Enable inputs are supplied, so the write pulse is created as a logical-AND of these signals to allow write gating at the device for minimal skew.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

NOTICE

SEE ORDER OF DATA FOR ERRATA INFORMATION

FUNCTIONAL BLOCK DIAGRAM

2811.drw.01

BiCEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE**AUGUST 1990**

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BICMOS ECL STATIC RAM 16K (4K x 4-BIT)


COMMERCIAL TEMPERATURE RANGE

PIN CONFIGURATION


D ₀	1	28	CS
D ₁	2	27	WE ₁
D ₂	3	26	WE ₂
D ₃	4	25	NC
Q ₀	5	24	A ₁₁
Q ₁	6	23	A ₁₀
V _{CC}	7	22	A ₉
V _{CC}	8	21	VEE
Q ₂	9	20	NC
Q ₃	10	19	A ₈
A ₀	11	18	A ₇
A ₁	12	17	A ₆
A ₂	13	16	A ₅
A ₃	14	15	A ₄

2811 drw 02

TOP VIEW



T-46-23-08


400-Mil-Wide
CERAMIC PACKAGE
C28400-Mil-Wide
CERPACK
E28300-Mil-Wide
PLASTIC SOJ PACKAGE
Y28

PIN DESCRIPTIONS

Symbol	Pin Name
A ₀ through A ₁₁	Address Inputs
D ₀ through D ₃	Data Inputs
Q ₀ through Q ₃	Data Outputs
WE ₁ , WE ₂	Write Enable Input
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
V _{CC}	Less Negative Supply Voltage

2811 tbd 01

LOGIC SYMBOL



5

2811 drw 06

AC OPERATING RANGES⁽¹⁾

I/O	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sed
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sed
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sed

NOTE:

1. Referenced to V_{CC}

2811 tbd 02

CAPACITANCE (TA=+25°C, f=1.0MHz)

Symbol	Parameter	DIP		FP		SOJ		Unit
		Typ	Max	Typ	Max	Typ	Max	
C _{IN}	Input Capacitance	4	-	TBD	-	3	-	pF
C _{OUT}	Output Capacitance	6	-	TBD	-	3	-	pF

2811 tbd 03

TRUTH TABLE⁽¹⁾

CS	WE ₁	WE ₂	Dataout	Function
H	X	X	L	Deselected
L	H	X	RAM Data	Read
L	X	H	RAM Data	Read
L	L	L	WRITE Data	Write

2811 tbd 04

NOTE:
1. H=High, L=Low, X=Don't Care

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BICMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-10K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +75	°C
T _{BIA} S	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125
P _T	Power Dissipation	1.5	W
I _{OUT}	DC Output Current (Output High)	-50	mA

NOTE: 2811 E02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

T-46-23-08

ECL-10K DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -5.2V, R_L=50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions		Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit	TA
V _{OH}	Output HIGH Voltage	V _{IN}	= V _{IHA} or V _{ILA}	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
V _{OL}	Output LOW Voltage	V _{IN}	= V _{IHA} or V _{ILA}	-1870 -1850 -1830	—	-1665 -1650 -1625	mV	0°C 25°C 75°C
V _{OHO}	Output Threshold HIGH Voltage	V _{IN}	= V _{IHB} or V _{ILA}	-1020 -980 -920	—	—	mV	0°C 25°C 75°C
V _{OLC}	Output Threshold LOW Voltage	V _{IN}	= V _{IHB} or V _{ILA}	—	—	-1645 -1630 -1605	mV	0°C 25°C 75°C
V _{IH}	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1145 -1105 -1045	—	-840 -810 -720	mV	0°C 25°C 75°C
V _{IL}	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs		-1870 -1850 -1830	—	-1490 -1475 -1450	mV	0°C 25°C 75°C
I _{IH}	Input HIGH Current	V _{IN}	= V _{IHA}	CS Others	— —	220 110	μA	— —
I _{IL}	Input LOW Current	V _{IN}	= V _{ILA}	CS Others	0.5 -50	170 90	μA	— —
I _{EE}	Supply Current	All Inputs and Outputs Open		-190	-130	—	mA	—

NOTE: 2811 E05

1. Typical parameters are specified at V_{EE} = -5.2V, TA = +25°C and maximum loading.

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BICMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-65 to +150	°C
	Ceramic Plastic	-55 to +125	
PT	Power Dissipation	1.5	W
IOUT	DC Output Current (Output High)	-50	mA

T-46-23-08

NOTE: 2811 08 07

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-100K DC ELECTRICAL CHARACTERISTICS

(VEE = -4.5V, RL = 50Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V IN = V IH A or V IL B	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IH A or V IL B	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V IN = V IH B or V IL A	-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V IN = V IH B or V IL A	—	—	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	—	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	—	-1475	mV
I IH	Input HIGH Current	V IN = V IH A	CS	—	220	μA
			Others	—	110	
I IL	Input LOW Current	V IN = V IL B	CS	0.5	—	μA
			Others	-50	—	
IEE	Supply Current	All Inputs and Outputs Open	-170	-110	—	mA

5

NOTE:

1. Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

2811 08 08

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BICMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-101K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

T-46-23-08

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +75	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-65 to +150 -55 to +125	°C
PT	Power Dissipation	1.5	W
IOUT	DC Output Current (Output High)	-50	mA

28116109

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-101K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL = 50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test Condition	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit	
VOH	Output HIGH Voltage	V IN = V IHA or V ILB	-1025	-955	-880	mV	
VOL	Output LOW Voltage	V IN = V IHA or V ILB	-1810	-1715	-1620	mV	
VOHC	Output Threshold HIGH Voltage	V IN = V IHB or V ILA	-1035	—	—	mV	
VOLO	Output Threshold LOW Voltage	V IN = V IHB or V ILA	—	—	-1610	mV	
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	—	-880	mV	
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	—	-1475	mV	
IIH	Input HIGH Current	V IN = V IHA	CS Others	— —	220 110	µA	
ILI	Input LOW Current	V IN = V ILB	CS Others	0.5 -50	— —	170 90	µA
IEE	Supply Current	All Inputs and Outputs Open	-190	-130	—	mA	

28116110


IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BiCMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

AC TEST LOAD CONDITION



AC TEST INPUT PULSE



RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
t_R	Output Rise Time	-	-	2	-	ns
t_F	Output Fall Time	-	-	2	-	ns

2811 dw 11

FUNCTIONAL DESCRIPTION

The IDT10484, IDT100484, and IDT101484 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the center-power pinout for 4Kx4 ECL SRAMs, reducing noise over corner-power versions allowing for improved system performance. (For corner-power pinouts, please see the IDT10484, IDT100494, and IDT101484, respectively.) The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (CS). Then Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (t_{OH}) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

WRITE TIMING

To write data to the device, a Write Pulse need be formed to control the write to the SRAM array. This Write Pulse, called \overline{WE} , is formed inside the device as the logical-AND of the $\overline{WE1}$ and $\overline{WE2}$ inputs; that is, when $\overline{WE1}$ and $\overline{WE2}$ both are driven low, \overline{WE} goes low and the write cycle begins.

While CS and ADDR must be set-up when \overline{WE} goes low, DataIN can settle after the falling edge of \overline{WE} , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (tWR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.

5

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	Test Condition	10A484S5		10A484S7		10A484S8		10A484S10		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle											
tACS	Chip Select Access Time	—	—	2	—	3	—	5	—	5	ns
tRCS	Chip Select Recovery Time	—	—	2	—	3	—	5	—	5	ns
tAA	Address Access Time	—	—	5	—	7	—	8	—	10	ns
tOH	Data Hold from Address Change	—	2	—	3	—	3	—	3	—	ns

NOTE:


1. Input and Output reference level is 50% point of waveform.

2811 b1 12

READ CYCLE GATED BY CHIP SELECT



READ CYCLE GATED BY ADDRESS



2811 drw 09

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BICMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

T-46-23-08


Symbol	Parameter ⁽¹⁾	Test Condition	10A484S5		10A484S7		10A484S8		10A484S10		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle											
t _W	Write Pulse Width	t _{WSA} = minimum	3	-	5	-	6	-	8	-	ns
t _{WSD}	Data Set-up Time	-	0	-	0	-	0	-	0	-	ns
t _{WSD2} ⁽²⁾	Data Set-up Time to WE High	-	3	-	5	-	5	-	5	-	ns
t _{WSA}	Address Set-up Time	t _{WSA} = minimum	0	-	0	-	0	-	0	-	ns
t _{WSCS}	Chip Select Set-up Time	-	0	-	0	-	0	-	0	-	ns
t _{WHD}	Data Hold Time	-	1	-	1	-	1	-	1	-	ns
t _{WHA}	Address Hold Time	-	1	-	1	-	1	-	1	-	ns
t _{WHCS}	Chip Select Hold Time	-	1	-	1	-	1	-	1	-	ns
t _{WS}	Write Disable Time	-	-	3	-	5	-	5	-	5	ns
t _{WR} ⁽³⁾	Write Recovery Time	-	-	3	-	5	-	5	-	5	ns

NOTES:

1. Input and Output reference level is 50% point of waveform.
2. t_{WSD} is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires t_{WSD2} with respect to rising edge of WE.
3. t_{WR} is defined as the time to reflect the newly written data on the Data Outputs (Q₀ to Q₃) when no new Address Transition occurs.

2811 bl 13

WRITE CYCLE TIMING DIAGRAM



2811 dw 10

IDT10A484, IDT100A484, IDT101A484
HIGH SPEED BiCMOS ECL STATIC RAM 16K (4K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ORDERING INFORMATION

T-46-23-08

IDT	XXX	X	XX	X	X	Process/ Temp. Range	
						Blank	Commercial
					C	Sidebrazed DIP	
					E	CERPACK	
					Y	Plastic SOJ	
				5			
				7		Speed in Nanoseconds	
				8			
				10			
				S		Standard Architecture	
					10A484	16K (4K x 4-bits) BiCMOS ECL-10K Center-Power Pin Static RAM	
					100A484	16K (4K x 4-bits) BiCMOS ECL-100K Center-Power Pin Static RAM	
					101A484	16K (4K x 4-bits) BiCMOS ECL-101K Center-Power Pin Static RAM	

2811 drw 11