



Integrated Device Technology, Inc.

FAST CMOS OCTAL REGISTERED TRANSCEIVERS

IDT29FCT52AT/BT/CT/DT
IDT29FCT53AT/BT/CT

T-52-30-08

FEATURES:


- Fastest CMOS logic family available
- A, B, C and D speed grades with 4.5ns tPD
- Available in DIP, SOIC, SSOP, CERPACK and LCC packages
- Power-off disable feature allows "hot-insertion"
- CMOS power levels (2.5mW typ. static)
- TTL input and output level compatible
- Ioff feature ideal for hot switching of backplane drivers
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT29FCT52AT/BT/CT/DT and IDT29FCT53AT/BT/CT are 8-bit registered transceivers manufactured using advanced CEMOS™, a dual metal CMOS technology. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both A outputs and B outputs are guaranteed to sink 64mA.

The IDT29FCT52AT/BT/CT/DT is a non-inverting option of the IDT29FCT53AT/BT/CT.

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



NOTE:


1. IDT29FCT52T function is shown. IDT29FCT53T is the inverting option.

CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1992

PIN CONFIGURATIONS

DIP/SSOP/SSOP/CERPACK
TOP VIEW

* For 29FCT52AT/BT/CT only

LCC
TOP VIEW

2629 drw 02

PIN DESCRIPTION

Name	I/O	Description
A0-7	I/O	Eight bidirectional lines carrying the A Register inputs or B Register outputs.
B0-7	I/O	Eight bidirectional lines carrying the B Register inputs or A Register outputs.
CPA	I	Clock for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal.
CEA	I	Clock Enable for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions.
OEB	I	Output Enable for the A Register. When OEB is LOW, the A Register outputs are enabled onto the B0-7 lines. When OEB is HIGH, the B0-7 outputs are in the high-impedance state.
CPB	I	Clock for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal.
CEB	I	Clock Enable for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When CEB is HIGH, the B Register holds its contents, regardless of CPB signal transitions.
OEA	I	Output Enable for the B Register. When OEA is LOW, the B Register outputs are enabled onto the A0-7 lines. When OEA is HIGH, the A0-7 outputs are in the high-impedance state.

2629 tbl 05

REGISTER FUNCTION TABLE⁽¹⁾

(Applies to A or B Register)

Inputs			Internal Q	Function
D	CP	CE		
X	X	H	NC	Hold Data
L	↑	L	L	Load Data
H	↑	L	H	

2629 tbl 06

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
NC = No Change
↑ = LOW-to-HIGH Transition

OUTPUT CONTROL⁽¹⁾

OE	Internal Q	Y-Outputs		Function
		52	53	
H	X	Z	Z	Disable Outputs
L	L	L	H	Enable Outputs
L	H	H	L	

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance

2629 tbl 07

IDT29FCT52AT/BT/CT/DT, IDT29FCT53AT/BT/CT
FAST CMOS OCTAL REGISTERED TRANSCEIVERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC}	-0.5 to V _{CC}	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	120	120	mA

NOTES:

2529 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed +0.5V unless otherwise noted.
- Inputs and V_{CC} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{IO}	I/O Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

2640 tbl 02

- This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5%; Military: T_A = -55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _I = 2.7V	—	—	5	μA
		Except I/O Pins	—	—	15	
I _{IL}	Input LOW Current	V _{CC} = Max., V _I = 0.5V	—	—	-5	μA
		Except I/O Pins	—	—	-15	
I _I	Input HIGH Current	V _{CC} = Max., V _I = V _{CC} (Max.)	—	—	20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA	—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND	-60	-120	-225	mA
I _{OFF}	Power Down Disable	V _{CC} = GND, V _O = 4.5V	—	—	100	μA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	2.4	3.3	—	V
		I _{OH} = -6mA MIL. I _{OH} = -8mA COM'L.	—	—	—	
		I _{OH} = -12mA MIL. I _{OH} = -15mA COM'L.	2.0	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	—	0.3	0.55	V
		I _{OL} = 48mA MIL. ⁽⁴⁾ I _{OL} = 64mA COM'L.	—	—	—	
V _H	Input Hysteresis	—	—	200	—	mV
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}	—	0.5	1.5	mA

NOTES:

2629 tbl 03

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- These are maximum I_{OL} values per output, for 8 outputs turned on simultaneously. Total maximum I_{OL} (all outputs) is 512mA for commercial and 384mA for military. Derate I_{OL} for number of outputs exceeding 8 turned on simultaneously.

IDT29FCT52AT/BT/CT/DT, IDT29FCT53AT/BT/CT
FAST CMOS OCTAL REGISTER TRANSCEIVERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}A$ or $\overline{OE}B = GND$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE}A$ or $\overline{OE}B = GND$ One Bit Toggling at $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2.0	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	2.5	6.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE}A$ or $\overline{OE}B = GND$ Eight Bits Toggling at $f_i = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	4.3	7.8 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	6.5	16.8 ⁽⁵⁾	

2629 tbl 04

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \text{ DH} \text{ NT} + I_{CCD} (f_{CP}/2 + f_i \text{ Ni})$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $\text{DH} = \text{Duty Cycle for TTL Inputs High}$
 $\text{NT} = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_i = \text{Input Frequency}$
 $\text{Ni} = \text{Number of inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.

IDT29FCT52AT/CT/DT, IDT29FCT53AT/CT/DT
FAST CMOS OCTAL REGISTERED TRANSCEIVERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	29FCT52AT/53AT				29FCT52BT/53BT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH	Propagation Delay	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	7.5	2.0	8.0	ns
tPHL	CPA, CPB to An, Bn										
tPZH	Output Enable Time		1.5	10.5	1.5	13.0	1.5	8.0	1.5	8.5	ns
tPZL	OEA or OEB to An, Bn										
tPHZ	Output Disable Time		1.5	10.0	1.5	10.0	1.5	7.5	1.5	8.0	ns
tPLZ	OEA or OEB to An, Bn										
tSU	Set-up Time, HIGH or LOW An, Bn to CPA, CPB		2.5	—	2.5	—	2.5	—	2.5	—	ns
tH	Hold Time, HIGH or LOW An, Bn to CPA, CPB		2.0	—	2.0	—	1.5	—	1.5	—	ns
tSU	Set-up Time, HIGH or LOW CEA, CEB to CPA, CPB		3.0	—	3.0	—	3.0	—	3.0	—	ns
tH	Hold Time, HIGH or LOW CEA, CEB to CPA, CPB		2.0	—	2.0	—	2.0	—	2.0	—	ns
tw	Clock Pulse Width HIGH or LOW ⁽³⁾	3.0	—	3.0	—	3.0	—	3.0	—	ns	

Symbol	Parameter	Condition ⁽¹⁾	29FCT52CT/53CT				29FCT52DT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH	Propagation Delay	CL = 50pF RL = 500Ω	2.0	6.3	2.0	7.3	2.0	4.5	—	—	ns
tPHL	CPA, CPB to An, Bn										
tPZH	Output Enable Time		1.5	7.0	1.5	8.0	1.5	5.6	—	—	ns
tPZL	OEA or OEB to An, Bn										
tPHZ	Output Disable Time		1.5	6.5	1.5	7.5	1.5	4.3	—	—	ns
tPLZ	OEA or OEB to An, Bn										
tSU	Set-up Time, HIGH or LOW An, Bn to CPA, CPB		2.5	—	2.5	—	1.5	—	—	—	ns
tH	Hold Time, HIGH or LOW An, Bn to CPA, CPB		1.5	—	1.5	—	1.0	—	—	—	ns
tSU	Set-up Time, HIGH or LOW CEA, CEB to CPA, CPB		3.0	—	3.0	—	2.0	—	—	—	ns
tH	Hold Time, HIGH or LOW CEA, CEB to CPA, CPB		2.0	—	2.0	—	1.0	—	—	—	ns
tw	Clock Pulse Width HIGH or LOW ⁽³⁾	3.0	—	3.0	—	3.0	—	—	—	ns	

NOTES:

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not tested.

2629 tbl 08