



Integrated Device Technology, Inc.

4-BIT CMOS MICROPROCESSOR SLICE

IDT39C01C
IDT39C01D
IDT39C01E

FEATURES:

- Low-power CEMOS™
 - ICC (max.)
 - Military: 35mA
 - Commercial: 30mA
 - Fast
 - IDT39C01C — meets 2901C speeds
 - IDT39C01D — 20% speed upgrade
 - IDT39C01E — 40% speed upgrade
- Eight-function ALU
 - Performs addition, two subtraction operations and five logic functions on two source operands
- Expandable
 - Longer word lengths achieved through cascading any number of IDT39C01s
- Four status flags
 - Carry, overflow, negative and zero
- Pin-compatible and functionally equivalent to all versions of the 2901
- Available in 40-pin DIP and 44-pin LCC
- Military product available compliant to MIL-STD-883 and DESC Standard Military Drawing (SMD) 5962-88535

DESCRIPTION:


The IDT39C01s are high-speed, cascadable ALUs which can be used to implement CPUs, peripheral controllers and programmable microprocessors. The IDT39C01's microinstruction flexibility allows for easy emulation of most digital computers.

This extremely low-power yet high-speed ALU consists of a 16-word-by-4-bit dual-port RAM, a high-speed ALU and the required shifting, decoding and multiplexing logic. It is expandable in 4-bit increments, contains a flag output along with three-state data outputs, and can easily use either a ripple carry or full lookahead carry. The nine-bit microinstruction word is organized into three groups of three bits each and selects the ALU destination register, ALU source operands and the ALU function.

The IDT39C01 is fabricated using CEMOS™, a CMOS technology designed for high-performance and high-reliability. It is a pin-compatible, performance-enhanced, functional replacement for all versions of the 2901.

Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES



APRIL 1990

©1990 Integrated Device Technology, Inc.

5.1-1

DSC-9000/2
1

PIN CONFIGURATION



PIN DESCRIPTIONS

Pin Name	I/O	Description
A0 - A3	I	Four address inputs to the register file which select one register and displays its contents through the A port.
B0 - B3	I	Four address inputs to the register file which select one of the registers in the file, the contents of which is displayed through the B port. They also select the location into which new data can be written when the clock goes LOW.
I0 - I8	I	Nine instruction control lines which determine what data source will be applied to the ALU I(0, 1, 2), what function the ALU will perform I(3, 4, 5) and what data is to be deposited in the Q Register or the register file I(6, 7, 8).
D0 - D3	I	Four-bit direct data inputs which are the data source for entering external data into the device. D0 is the LSB.
Y0 - Y3	O	Four three-state output lines which, when enabled, display either the four outputs of the ALU or the data on the A port of the register stack. This is determined by the destination code I(6, 7, 8).
F3	O	Most significant ALU output bit (sign-bit).
F = 0	O	Open drain output which goes HIGH if the F0 - F3 ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic).
Cn	I	Carry-in to the internal ALU.
Cn+4	O	Carry-out of the internal ALU.
Q3 RAM3	I/O	Bidirectional lines controlled by I(6, 7, 8). Both are three-state output drivers connected to the TTL-compatible CMOS inputs. When the destination code on I(6, 7, 8) indicates an up shift, the three-state outputs are enabled, the MSB of the Q Register is available on the Q3 pin and the MSB of the ALU output is available on the RAM3 pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM.
Q0 RAM0	I/O	Both bidirectional lines function identically to Q3 and RAM3 lines except they are the LSB of the Q Register and RAM.
OE	I	Output enable on which, when pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled.
G, P	O	Carry generate and carry propagate output of the ALU. These are used to perform a carry lookahead operation.
OVR	O	Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.
CP	I	Clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the 16 x 4 RAM which comprises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this.

2590 t01 01

ALU SOURCE OPERAND CONTROL

Mnemonic	Microcode				ALU Source Operands	
	I ₂	I ₁	I ₀	Octal Code	R	S
AQ	L	L	L	0	A	Q
AB	L	L	H	1	A	B
ZQ	L	H	L	2	0	Q
ZB	L	H	H	3	0	B
ZA	H	L	L	4	0	A
DA	H	L	H	5	D	A
DQ	H	H	L	6	D	Q
DZ	H	H	H	7	D	0

2590 tbl 02

ALU FUNCTION CONTROL

Mnemonic	Microcode				ALU Function	Symbol
	I ₅	I ₄	I ₃	Octal Code		
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	H	1	S Minus R	S - R
SUBS	L	H	L	2	R Minus S	R - S
OR	L	H	H	3	R OR S	R ∨ S
AND	H	L	L	4	R AND S	R ∧ S
NOTRS	H	L	H	5	\bar{R} AND S	$\bar{R} \wedge S$
EXOR	H	H	L	6	R EX-OR S	R ⊕ S
EXNOR	H	H	H	7	R EX-NOR S	$\bar{R} \oplus S$

2590 tbl 03

DEVICE ARCHITECTURE:

The IDT39C01 CMOS bit-slice microprocessor is configured four bits wide and is cascadable to any number of bits (4, 8, 12, 16, etc.). Key elements which make up this four-bit microprocessor slice are: 1) the register file (16 x 4 dual-port RAM) with shifter; 2) ALU and 3) Q Register and shifter.

REGISTER FILE — RAM data is read from the A port as controlled by the 4-bit A address field input. Data, as defined by the B address field input, can be simultaneously read from the B port of the RAM. This same code can be applied to the A select and B select field with the identical data appearing at both the RAM A port and B port outputs, simultaneously. New data is written into the file (word) defined by the B address field of the RAM when activated by the RAM write enable. The RAM data input field is driven by a 3-input multiplexer that is used to shift the ALU output data (F). It is capable of shifting the data up one position, down one position or not shifting at all. The other inputs to the multiplexer are from the RAM₃ and RAM₀ I/O pins. For a shift up operation, the RAM₃ output buffer is enabled and the RAM₀ multiplexer input is enabled. During a shift down operation, the RAM₀ output buffer is enabled and the RAM₃ multiplexer input is enabled. Four-bit latches hold the RAM data while the clock is LOW, with the A port output and B port output each driving separate latches. The data to be written into the RAM is applied from the ALU F output.

ALU — The ALU can perform three binary arithmetic and five logic operations on the two 4-bit input words S and R. The S input field is driven from a 3-input multiplexer and the R input field is driven from a 2-input multiplexer, with both having an inhibit capability. Both multiplexers are controlled by the I₀, I₁, I₂ inputs. This multiplexer configuration enables the user to select various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. Microinstruction inputs (I₃, I₄, I₅) are

used to select the ALU function. This high-speed ALU also incorporates a carry-in (C_n) input, carry propagate (P) output, carry generate (\bar{G}) output and carry-out (C_{n+4}) all aimed at accelerating arithmetic operations by the use of carry look ahead logic. The overflow output pin (OVR) will be HIGH when arithmetic operations exceed the two's complement number range. The ALU data outputs (F₀, F₁, F₂, F₃) are routed to the RAM, Q Register inputs and the Y outputs under control of the I₆, I₇, I₈ control signal inputs. The MSB of the ALU is output as F₃ so the user can examine the sign-bit without enabling the three-state outputs. An open drain output, F = 0, is HIGH when F₀ = F₁ = F₂ = F₃ = 0 so the user can determine when the ALU output is zero by wire-ORing these outputs together.

Q REGISTER — The Q Register is a separate 4-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q Register. In either the shift-up or shift-down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has two ports, Q₀ and Q₃, which operate comparably to the RAM shifter. They are controlled by the I₆, I₇, I₈ inputs.

The clock input of the IDT39C01 controls the RAM, Q Register and A and B data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and RAM EN is enabled, new data will be written into the RAM file defined by the B address field.

5

ALU DESTINATION CONTROL⁽¹⁾

Mnemonic	Microcode				RAM Function		Q Register Function		Y Output	RAM Shifter		Q Shifter	
	I ₈	I ₇	I ₆	Octal Code	Shift	Load	Shift	Load		RAM ₀	RAM ₃	Q ₀	Q ₃
QREG	L	L	L	0	X	NONE	NONE	F → Q	F	X	X	X	X
NOP	L	L	H	1	X	NONE	X	NONE	F	X	X	X	X
RAMA	L	H	L	2	NONE	F → B	X	NONE	A	X	X	X	X
RAMF	L	H	H	3	NONE	F → B	X	NONE	F	X	X	X	X
RAMQD	H	L	L	4	DOWN	F/2 → B	DOWN	Q/2 → Q	F	F ₀	IN ₃	Q ₀	IN ₃
RAMD	H	L	H	5	DOWN	F/2 → B	X	NONE	F	F ₀	IN ₃	Q ₀	X
RAMQU	H	H	L	6	UP	2F → B	UP	2Q → Q	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	H	H	H	7	UP	2F → B	X	NONE	F	IN ₀	F ₃	X	Q ₃

NOTE:

1. X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.
B = Register Addressed by B inputs.
UP is toward MSB; DOWN is toward LSB.

2590 tbl 04

SOURCE OPERAND AND ALU FUNCTION MATRIX⁽¹⁾

Octal I ₅ , 4, 3	ALU Function	I ₂ , 1, 0 Octal							
		0	1	2	3	4	5	6	7
		ALU Source							
		A, Q	A, B	0, Q	0, B	0, A	D, A	D, Q	D, 0
0	C _n = L R Plus S C _n = H	A + Q	A + B	Q	B	A	D + A	D + Q	D
		A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
1	C _n = L S Minus R C _n = H	Q - A - 1	B - A - 1	Q - 1	B - 1	A - 1	A - D - 1	Q - D - 1	-D - 1
		Q - A	B - A	Q	B	A	A - D	Q - D	-D
2	C _n = L R Minus S C _n = H	A - Q - 1	A - B - 1	-Q - 1	-B - 1	-A - 1	D - A - 1	D - Q - 1	D - 1
		A - Q	A - B	-Q	-B	-A	D - A	D - Q	D
3	R OR S	A ∨ Q	A ∨ B	Q	B	A	D ∨ A	D ∨ Q	D
4	R AND S	A ∧ Q	A ∧ B	0	0	0	D ∧ A	D ∧ Q	0
5	R̄ AND S	Ā ∧ Q	Ā ∧ B	Q	B	A	D̄ ∧ A	D̄ ∧ Q	0
6	R EX-OR S	A ⊕ Q	A ⊕ B	Q	B	A	D ⊕ A	D ⊕ Q	D
7	R EX-NOR S	Ā ⊕ Q	Ā ⊕ B	Q̄	B̄	Ā	D̄ ⊕ A	D̄ ⊕ Q	D̄

NOTE:

1. + = Plus; - = Minus; ∧ = AND; ∨ = EX-OR; ∨ = OR.

2590 tbl 05

ALU LOGIC MODE FUNCTIONS

Octal		Group	Function
I5, 4, 3	I2, 1, 0		
4	0	AND	$A \wedge Q$
4	1		$A \wedge B$
4	5		$D \wedge A$
4	6		$D \wedge Q$
3	0	OR	$A \vee Q$
3	1		$A \vee B$
3	5		$D \vee A$
3	6		$D \vee Q$
6	0	EX-OR	$A \nabla Q$
6	1		$A \nabla B$
6	5		$D \nabla A$
6	6		$D \nabla Q$
7	0	EX-NOR	$\overline{A \nabla Q}$
7	1		$\overline{A \nabla B}$
7	5		$\overline{D \nabla A}$
7	6		$\overline{D \nabla Q}$
7	2	INVERT	\overline{Q}
7	3		\overline{B}
7	4		\overline{A}
7	7		\overline{D}
6	2	PASS	Q
6	3		B
6	4		A
6	7		D
3	2	PASS	Q
3	3		B
3	4		A
3	7		D
4	2	"ZERO"	0
4	3		0
4	4		0
4	7		0
5	0	MASK	$\overline{A} \wedge Q$
5	1		$\overline{A} \wedge B$
5	5		$\overline{D} \wedge A$
5	6		$\overline{D} \wedge Q$

2590 tbi 06

ALU ARITHMETIC MODE FUNCTIONS

Octal		$C_n = L$		$C_n = H$	
I5, 4, 3	I2, 1, 0	Group	Function	Group	Function
0	0	ADD	$A + Q$	ADD plus one	$A + Q + 1$
0	1		$A + B$		$A + B + 1$
0	5		$D + A$		$D + A + 1$
0	6		$D + Q$		$D + Q + 1$
0	2	PASS	Q	Increment	$Q + 1$
0	3		B		$B + 1$
0	4		A		$A + 1$
0	7		D		$D + 1$
1	2	Decrement	$Q - 1$	PASS	Q
1	3		$B - 1$		B
1	4		$A - 1$		A
2	7		$D - 1$		D
2	2	1's Comp.	$-Q - 1$	2's Comp. (Negate)	$-Q$
2	3		$-B - 1$		$-B$
2	4		$-A - 1$		$-A$
1	7		$-D - 1$		$-D$
1	0	Subtract (1's Comp)	$Q - A - 1$	Subtract (2's Comp)	$Q - A$
1	1		$B - A - 1$		$B - A$
1	5		$A - D - 1$		$A - D$
1	6		$Q - D - 1$		$Q - D$
2	0		$A - Q - 1$		$A - Q$
2	1		$A - B - 1$		$A - B$
2	5		$D - A - 1$		$D - A$
2	6		$D - Q - 1$		$D - Q$

2590 tbi 07

DEFINITIONS(1)

$P_0 = R_0 + S_0$
 $P_1 = R_1 + S_1$
 $P_2 = R_2 + S_2$
 $P_3 = R_3 + S_3$
 $G_0 = R_0 S_0$
 $G_1 = R_1 S_1$
 $G_2 = R_2 S_2$
 $G_3 = R_3 S_3$
 $C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_n$
 $C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$

NOTE:
1. += OR

2590 tbi 08

LOGIC FUNCTIONS FOR \overline{G} , \overline{P} , $C_n + 4$ AND OVR (1)

I5, 4, 3	Function	\overline{P}	\overline{G}	C_{n+4}	OVR
0	$R + S$	$\overline{P_3 P_2 P_1 P_0}$	$G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$	C_4	$C_3 \vee C_4$
1	$S - R$	Same as $R + S$ equations, but substitute \overline{R}_i for R_i in definitions			
2	$R - S$	Same as $R + S$ equations, but substitute \overline{S}_i for S_i in definitions			
3	$R \vee S$	LOW	$P_3 P_2 P_1 P_0$	$P_3 P_2 P_1 P_0 + C_n$	$\overline{P_3 P_2 P_1 P_0} + C_n$
4	$R \wedge S$	LOW	$\overline{G_3} + \overline{G_2} + \overline{G_1} + \overline{G_0}$	$G_3 + G_2 + G_1 + G_0 + C_n$	$G_3 + G_2 + G_1 + G_0 + C_n$
5	$\overline{R} \wedge S$	LOW	Same as $R \vee S$ equations, but substitute \overline{R}_i for R_i in definitions		
6	$R \vee \overline{S}$	Same as $R \vee S$ equations, but substitute \overline{R}_i for R_i in definitions			
7	$\overline{R} \vee \overline{S}$	$G_3 + G_2 + G_1 + G_0$	$G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 P_0$	$\overline{G_3} + P_3 \overline{G_2} + P_3 P_2 \overline{G_1}$ $+ P_3 P_2 P_1 P_0 (G_0 + C_n)$	(2)

NOTES:

1. += OR.
2. $[P_2 + \overline{G}_2 \overline{P}_1 + \overline{G}_2 \overline{G}_1 \overline{P}_0 + \overline{G}_2 \overline{G}_1 \overline{G}_0 C_n] \vee [P_3 + \overline{G}_3 \overline{P}_2 + \overline{G}_3 \overline{G}_2 \overline{P}_1 + \overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{P}_0 + \overline{G}_3 \overline{G}_2 \overline{G}_1 \overline{G}_0 C_n]$

2590 tbi 09

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{CC}	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	V
V _{TERM}	Terminal Voltage with Respect to Ground	-0.5 to V _{CC} +0.5	-0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	30	30	mA

NOTE: 2590 tbl 10
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE: 2590 tbl 26
1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

Commercial: T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5%; Military: T_A = -55°C to +125°C, V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽³⁾	Max.	Unit
I _{IH}	Input HIGH Current (All Inputs)	V _{CC} = Max. V _{IN} = V _{CC}		—	0.1	5	μA
I _{IL}	Input LOW Current (All Inputs)	V _{CC} = Max. V _{IN} = GND		—	-0.1	-5	μA
V _{OH}	Output High Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -1.0mA (MIL.) I _{OH} = -1.6mA (COM'L.)	2.4 2.4	4.3 4.3	— —	V
V _{OL}	Output Low Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16mA (MIL.) I _{OL} = 20mA (COM'L.)	— —	0.3 0.3	0.5 0.5	V
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level ⁽¹⁾		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level ⁽¹⁾		—	—	0.8	V
I _{OZ}	Output Leakage Current	V _{CC} = Max.	V _{OUT} = 0V V _{OUT} = V _{CC} (Max.)	— —	-0.1 0.1	-10 10	μA
I _{OS}	Output Short Circuit Current	V _{CC} = Max. V _{OUT} = 0V ⁽²⁾		-30	—	—	mA

NOTES: 2590 tbl 11
1. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
3. V_{CC} = 5.0V at T_A +25°C.

DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$
 $V_{LC} = 0.2\text{V}$; $V_{HC} = V_{CC} - 0.2\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾			Min.	Typ. ⁽³⁾	Max.	Unit
I _{CCOH}	Quiescent Power Supply Current CP = H (CMOS Inputs)	V _{CC} = Max. V _{HC} ≤ V _{IH} , V _{IL} ≤ V _{LC} f _{CP} = 0, CP = H			—	0.5	5.0	mA
I _{CCOL}	Quiescent Power Supply Current CP = L (CMOS Inputs)	V _{CC} = Max. V _{HC} ≤ V _{IH} , V _{IL} ≤ V _{LC} f _{CP} = 0, CP = L			—	0.5	5.0	mA
I _{CC} T	Quiescent Input Power Supply ⁽⁴⁾ Current (per Input @ TTL High)	V _{CC} = Max., V _{IH} = 3.4V f _{CP} = 0			—	0.3	0.5	mA/ Input
I _{CCD}	Dynamic Power Supply Current	V _{CC} = Max. V _{HC} ≤ V _{IH} , V _{IL} ≤ V _{LC}	MIL.	—	—	1.5	2.5	mA/ MHz
		Outputs Open, \overline{OE} = L	COM'L.	—	—	1.0	2.0	
I _{CC}	Total Power Supply Current ⁽⁵⁾	V _{CC} = Max.. Outputs Open, \overline{OE} = L CP = 50 % Duty cycle V _{HC} ≤ V _{IH} , V _{IL} ≤ V _{LC} 50% Data Duty Cycle	IDT39C01C	MIL.	—	—	30	mA
			f _{CP} = 10MHz	COM'L.	—	—	25	
			IDT39C01D	MIL.	—	—	35	
			f _{CP} = 15MHz	COM'L.	—	—	30	
		V _{CC} = Max.. Outputs Open, \overline{OE} = L CP = 50 % Duty Cycle V _{IH} = 3.4V, V _{IL} = 0.4V 50% Data Duty Cycle	IDT39C01E	MIL.	—	—	40	
			f _{CP} = 17.5MHz	COM'L.	—	—	35	
			IDT39C01C	MIL.	—	—	35	
			f _{CP} = 10MHz	COM'L.	—	—	30	
			IDT39C01D	MIL.	—	—	40	
			f _{CP} = 15MHz	COM'L.	—	—	35	
IDT39C01E	MIL.	—	—	45				
f _{CP} = 17.5MHz	COM'L.	—	—	40				

NOTES:

2590 (b) 12

- These input levels should only be static tested in a noise-free environment.
- Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- V_{CC} = 5.0V at T_A +25°C.
- I_{CC}T is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out I_{CCOH}, then dividing by the total number of inputs.
- Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

$$I_{CC} = I_{CCOH} (CDH) + I_{CCOL} (1 - CDH) + I_{CC}T (NT \times DH) + I_{CCD} (f_{CP})$$

CDH = Clock duty cycle high period
DH = Data duty cycle TTL high period (V_{IH} = 3.4V)
NT = Number of dynamic inputs driven at TTL levels
f_{CP} = Clock input frequency

CMOS TESTING CONSIDERATIONS

- There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:
- Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large V_{CC} current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
 - All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
 - Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the V_{IL} and V_{IH} levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using V_{IL} ≤ 0V and V_{IH} ≥ 3V for AC tests.
 - Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

AC ELECTRICAL CHARACTERISTICS

IDT39C01C

(Military and Commercial Temperature Ranges)


The tables below specify the guaranteed performance of the IDT39C01C over the -55°C to $+125^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$ temperature ranges. VCC is specified at $5\text{V} \pm 10\%$ for military temperature range and $5\text{V} \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

	Mil.	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	32	31	ns
Maximum Clock Frequency to shift Q (50% duty cycle, $I = 432$ or 632)	31	32	MHz
Minimum Clock LOW Time	15	15	ns
Minimum Clock HIGH Time	15	15	ns
Minimum Clock Period	32	31	ns


2590 tbl 13

COMBINATIONAL PROPAGATION DELAYS⁽¹⁾ $C_L = 50\text{pF}$

From Input	To Output																Unit
	Y		F ₃		C _n + 4		G, F		F = 0		OVR		RAM ₀ RAM ₃		Q ₀ Q ₃		
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	
A, B Address	48	40	48	40	48	40	44	37	48	40	48	40	48	40	—	—	ns
D	37	30	37	30	37	30	34	30	40	38	37	30	37	30	—	—	ns
C _n	25	22	25	22	21	20	—	—	28	25	25	22	28	25	—	—	ns
I _{0, 1, 2}	40	35	40	35	40	35	44	37	44	37	40	35	40	35	—	—	ns
I _{3, 4, 5}	40	35	40	35	40	35	40	35	40	38	40	35	40	35	—	—	ns
I _{6, 7, 8}	29	25	—	—	—	—	—	—	—	—	—	—	29	26	29	26	ns
A Bypass ALU (I = 2XX)	40	35	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns
Clock 	40	35	40	35	40	35	40	35	40	35	40	35	40	35	33	28	ns

2590 tbl 14

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

	<div>CP: </div>								
Input	Set-up Time Before H → L		Hold Time After H → L		Set-up Time Before L → H		Hold Time After L → H		Unit
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	
A, B Source Address	15	15	2	1 ⁽³⁾	30, 15 + tPWL ⁽⁴⁾		2	1	ns
B Destination Address	15	15	Do not change ⁽²⁾				2	1	ns
D	– ⁽¹⁾	–	–	–	25	25	0	0	ns
C _n	–	–	–	–	20	20	0	0	ns
I _{0, 1, 2}	–	–	–	–	30	30	0	0	ns
I _{3, 4, 5}	–	–	–	–	30	30	0	0	ns
I _{6, 7, 8}	10	10	Do not change ⁽²⁾				0	0	ns
RAM _{0,3} , Q _{0,3}	–	–	–	–	12	12	0	0	ns

2590 tcl 15

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.

OUTPUT ENABLE/DISABLE TIMES

(CL = 5pF, measured to 0.5V
change of VOUT in nanoseconds)

Input	Output	Enable		Disable	
		Mil.	Com'l.	Mil.	Com'l.
OE	Y	25	23	25	23

2590 tcl 16

AC ELECTRICAL CHARACTERISTICS

IDT39C01D

(Military and Commercial Temperature Ranges)


The tables below specify the guaranteed performance of the IDT39C01D over the -55°C to $+125^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$ temperature ranges. VCC is specified at $5\text{V} \pm 10\%$ for military temperature range and $5\text{V} \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

	Mil.	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	27	23	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	37	43	MHz
Minimum Clock LOW Time	13	11	ns
Minimum Clock HIGH Time	13	11	ns
Minimum Clock Period	27	23	ns


2590 tbi 17

COMBINATIONAL PROPAGATION DELAYS⁽¹⁾ CL = 50pF

From Input	To Output																	Unit
	Y		F ₃		C _{n + 4}		G, P		F = 0		OVR		RAM ₀ RAM ₃		Q ₀ Q ₃			
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.		
A, B Address	33	30	33	30	33	30	33	30	33	30	33	30	33	30	—	—	ns	
D	24	21	23	20	23	20	21	20	25	24	24	21	25	22	—	—	ns	
C _n	18	17	17	16	14	14	—	—	19	18	17	16	19	18	—	—	ns	
I _{0, 1, 2}	28	26	27	25	26	24	28	24	29	25	27	24	27	25	—	—	ns	
I _{3, 4, 5}	27	26	27	24	26	24	26	24	27	26	26	24	27	26	—	—	ns	
I _{6, 7, 8}	18	16	—	—	—	—	—	—	—	—	—	—	21	21	21	21	ns	
A Bypass ALU (I = 2XX)	26	24	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns	
Clock 	27	24	26	23	26	23	25	23	27	24	26	24	27	24	20	19	ns	

2590 tbi 18

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

CP: 									
Input	Set-up Time Before H → L		Hold Time After H → L		Set-up Time Before L → H		Hold Time After L → H		Unit
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	
A, B Source Address	11	10	0	0 ⁽³⁾	24, 11 + tPWL ⁽⁴⁾	21, 10 + tPWL ⁽⁴⁾	2	1	ns
B Destination Address	11	10	Do not change ⁽²⁾				2	1	ns
D	— ⁽¹⁾	—	—	—	16	16	0	0	ns
C _n	—	—	—	—	13	13	0	0	ns
I _{0, 1, 2}	—	—	—	—	19	19	0	0	ns
I _{3, 4, 5}	—	—	—	—	19	19	0	0	ns
I _{6, 7, 8}	7	7	Do not change ⁽²⁾				0	0	ns
RAM _{0,3} , Q _{0,3}	—	—	—	—	9	9	0	0	ns

2590 tbl 19

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.

OUTPUT ENABLE/DISABLE TIMES

(C_L = 5pF, measured to 0.5Vchange of V_{OUT} in nanoseconds)

Input	Output	Enable		Disable	
		Mil.	Com'l.	Mil.	Com'l.
OE	Y	16	14	18	16

2590 tbl 20

AC ELECTRICAL CHARACTERISTICS

IDT39C01E

(Military and Commercial Temperature Ranges)


The tables below specify the guaranteed performance of the IDT39C01E over the -55°C to $+125^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$ temperature ranges. VCC is specified at $5\text{V} \pm 10\%$ for military temperature range and $5\text{V} \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

	Mil.	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	21	20	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	46	50	MHz
Minimum Clock LOW Time	10	8	ns
Minimum Clock HIGH Time	10	8	ns
Minimum Clock Period	21	20	ns

2590 tbl 21

COMBINATIONAL PROPAGATION DELAYS ⁽¹⁾ CL = 50pF

From Input	To Output																Unit
	Y		F ₃		C _n + 4		\bar{Q} , P		F = 0		OVR		RAM ₀ RAM ₃		Q ₀ Q ₃		
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	
A, B Address	26	22	26	22	26	22	26	21	29	25	26	22	26	22	—	—	ns
D	18	16	17	15	17	15	16	15	22	20	18	16	19	16	—	—	ns
C _n	13	13	13	12	10	10	—	—	16	15	13	12	14	13	—	—	ns
I _{0, 1, 2}	21	20	20	19	19	18	21	18	25	21	20	18	20	19	—	—	ns
I _{3, 4, 5}	20	20	20	18	19	18	19	18	23	23	19	18	20	20	—	—	ns
I _{6, 7, 8}	13	12	—	—	—	—	—	—	—	—	—	—	16	16	16	16	ns
A Bypass ALU (I = 2XX)	26	24	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns
Clock 	20	18	19	17	19	17	19	17	25	22	19	18	20	18	15	15	ns

2590 tbl 22

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

<div> <div>CP:</div> <div>tpWL</div> </div>									
Input	Set-up Time Before H → L		Hold Time After H → L		Set-up Time Before L → H		Hold Time After L → H		Unit
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	
A, B Source Address	8	7	0	0 ⁽³⁾	18, 8 + tpWL ⁽⁴⁾	15, 7 + tpWL ⁽⁴⁾	2	1	ns
B Destination Address	8	7	Do not change ⁽²⁾				2	1	ns
D	— ⁽¹⁾	—	—	—	12	12	0	0	ns
C _n	—	—	—	—	10	10	0	0	ns
I ₀ , 1, 2	—	—	—	—	14	14	0	0	ns
I ₃ , 4, 5	—	—	—	—	14	14	0	0	ns
I ₆ , 7, 8	5	5	Do not change ⁽²⁾				0	0	ns
RAM _{0,3} , Q _{0,3}	—	—	—	—	9	9	0	0	ns

2590 tbl 23

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.

OUTPUT ENABLE/DISABLE TIMES

(CL = 5pF, measured to 0.5V

change of V_{OUT} in nanoseconds)

Input	Output	Enable		Disable	
		Mil.	Com'l.	Mil.	Com'l.
OE	Y	14	10	12	12

2590 tbl 24

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 4

2590 tbl 25

Test	Switch
Open Drain Disable Low Enable Low	Closed
All other Tests	Open

2590 tbl 27

INPUT/OUTPUT INTERFACE CIRCUIT




Figure 1. Input Structure (All Inputs)




Figure 2. Outputs Structure (All Outputs Except F=0)




Figure 3. Output Structure (F=0 Only)

TEST CIRCUIT LOAD




Figure 4. Switching Test Circuits

ORDERING INFORMATION

