

# 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT

T·45·17 IDT39C60 IDT39C60-1 IDT39C60A **IDT39C60B** 

# **FEATURES**

- Low-power CEMOS™
  - Military: 100mA (max.)
  - Commercial: 85mA (max.)
- Fast
  - Data in to Error Detect
    - IDT39C60B: 18ns (max.), IDT39C60A: 20ns (max.) IDT39C60-1: 25ns (max.), IDT39C60: 32ns (max.)
  - Data in to Corrected Data out
    - IDT39C60B: 25ns (max.), IDT39C60A: 30ns (max.) IDT39C60-1: 52ns (max.), IDT39C60: 65ns (max.)
- Improves system memory reliability
  - Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
- Data words up to 64 bits
- **Built-in diagnostics** 
  - Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables
- Available in 48-pin DIP, 52-pin PLCC and LCC
- Pin-compatible to all versions of the AMD2960
- Military product available compliant to MIL-STD-883, Class B

 Standard Military Drawing #5962-88613 available for this function

# DESCRIPTIONS

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate checkbits on a 16-bit data field according to a modified Hamming Code and correct the data word when checkbits are supplied. When performing a read operation from memory, the IDT39C60s will correct 100% of all single bit errors, will detect all double bit errors and some triple bit errors.


The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32-bit systems use 7 check bits and 64-bit systems use 8 check bits. For all three configurations, the error syndrome is made available.

All parts incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS, a CMOS technology designed for high-performance and high-reliability. The devices are packaged in either 48-pin DIPs and 52-pin PLCC and LCCs.

Military grade product is manufactured in compliance to the latest revision of MIL-STD-883, Class B.


# **FUNCTIONAL BLOCK DIAGRAM**




**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**MAY 1992** 

# PIN CONFIGURATIONS



# (600 mil x 100 mil Centers)



**PLCC TOP VIEW** (750 mll x 750 mil Centers)

2

# MILITARY AND COMMERCIAL TEMPERATURE RANGES

## PIN DESCRIPTIONS

Pin Name	ľΟ	Description
DATA <sub>0-15</sub>	1/0	16 bidirectional data lines provide input to the Data Input Latch and receive output from the Data Output Latch. DATAo is the least significant bit; DATA15 the most significant.
CB0-6	ı	Seven check bit input lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations.
LEIN	I	Latch Enable — Data Input Latch. Controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.
GENERATE	I	Generate Check Bits input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH, the EDC is in the Detect mode or Correct mode. In the Generate mode, the circuit generates the check bits or partial check bits specific to the data in the Data input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors and generates syndrome bits based upon the contents of the Data input Latch and Check Bit input Latch. In Correct mode, single-bit errors are also automatically corrected — corrected data is placed at the input of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error.
SC0-6	0	Syndrome/Check Bit outputs hold the check/partial check bits when the EDC is in Generate mode and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct modes. These are 3-state outputs.
<b>OE</b> sc	1	Output Enable — Syndrome/Check Bits. When LOW, the 3-state output lines SCo-e are enabled. When HIGH, the SC outputs are in the high impedance state.
ERROR	0	Error Detected output. When the EDC is in Detect or Correct mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be implemented externally.)
MULT ERROR	0	Multiple Errors Detected output. When the EDC is in Detect or Correct mode this output, if LOW, indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration, MULT ERROR must be implemented externally.)
CORRECT		Correct input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction.
LEOUT		Latch Enable — Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode.
OE BYTE:		Output Enable — Bytes 0 and 1, Data Output Latch controls the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch and, when HIGH, these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output at a time.
PASSTHRU	1	PASSTHRU input, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SCo-e) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.
DIAG MODE0-1	1	Diagnostic Mode Select controls the initialization and diagnostic operation of the EDC.
CODE ID0-2		Code Identification inputs identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16, 32, and 64 bits and their respective modified Hamming Codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID2, ID1, ID0) is also used to instruct the EDC that the signals CODE ID0-2, DIAG MODE0-1, CORRECT and PASSTHRU are to be taken from the diagnostic latch rather than the control lines.
LEDIAG	-	Latch Enable — Diagnostic Latch. The Diagnostic Latch follows the 16-bit data on the input lines when HIGH. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE IDo-2, DIAG MODEo-1, CORRECT and PASSTHRU.

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

### PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Control Logic

# DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LEIN, Latch Enable input, controls the Data Input which can load 16 bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostics modes.

The Data Output Latch is split into two bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LEOUT). The PASSTHRU control input determines which data is loaded.

## **CHECK BIT GENERATION LOGIC**

This block of combinational logic generates 7 check bits using a modified Hamming Code from the 16 bits of data input from the Data Input Latch.

# SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

#### ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the ERROR and MULTERROR outputs. If one or more errors are detected,

ERROR goes low. If two or more errors are detected, both ERROR and MULT ERROR go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LEouT control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

### CONTROL LOGIC

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

# **DETAILED PRODUCT DESCRIPTION**

The IDT39C60 EDC unit contains the logic necessary to generate check bits on a 16-bit data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 16-bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16-bit data words (6 check bits), 32-bit data words (7 check bits) or 64-bit data words (8 check bits).

# **CODE AND BYTE SELECTION**

The 3 code identification pins, IDo-2, are used to determine the data word size from 16, 32 or 64 bits and the byte position of each 16-bit IDT39C60 EDC device.

Code 16/22 refers to a 16-bit data field with 6 check bits. Code 32/39 refers to a 32-bit data field with 7 check bits. Code 64/72 refers to a 64-bit data field with 8 check bits.

The IDo-2 of 001 is used to place the device in the Internal Control mode as described later in this section.

Table 1 defines all possible identification codes.

## **CHECK AND SYNDROME BITS**

The IDT39C60 provides either check bits or syndrome bits on the three-state output pins, SCo-s. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit-in-error or that a double error was detected. Some triple bit errors are also detected. The check bits are labeled:

Co, C1, C2, C3, C4 Co, C1, C2, C3, C4, C5 Co, C1, C2, C3, C4, C5, C6 Co, C1, C2, C3, C4, C5, C6 Co, C1, C2, C3, C4, C5, C6, C7 for the 8-bit configuration for the 16-bit configuration for the 32-bit configuration for the 64-bit configuration

Syndrome bits are similarly labeled So through S7.

#### CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG MODEo-1, define 4 basic areas of operation, with GENERATE, CORRECT and PASSTHRU, further dividing operation into 8 functions with the IDo-2 defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs SCo-6. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs ERROR and MULTERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs SCo-6. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct mode is similar to the Detect mode except that

single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.

The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero and made available as input to the Data Out Latch.

The Internal mode disables the external control pins DIAG MODEo-1, CORRECT, PASSTHRU and CODE ID to be defined by the Diagnostic Latch. When in the internal control mode, the data loaded into the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

DIAC

DIAC

CODE ID2	CODE ID1	CODE IDo	Hamming Code and Slice Selected
0	0	0	Code 16/22
1 0	0	1	Internal Control Mode
0	1 1	0	Code 32/39, Byte 0 and 1
0	1	1	Code 32/39, Byte 2 and 3
1	0	0	Code 64/72, Byte 0 and 1
1	0	1	Code 64/72, Byte 2 and 3
1	1	0	Code 64/72, Byte 4 and 5
1	1	1	Code 64/72, Byte 6 and 7

Table 1. Hamming Code and Slice identification

MODE1	MODE2	Diagnostic Mode Selected
0	0	Non-diagnostic mode. The EDC functions normally in all modes.
0	1	Diagnostic Generate. The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate mode. The EDC func- tions normally in the Detect or Correct modes.
1	0	Diagnostic Detect/Correct. In the Detect or Correct mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate mode.
1	1	Initialize. The outputs of the Data Input Latch are forced to zeroes and the check bits generated correspond to the all zero data. The latch is not reset, a functional difference from the Am2960.

Table 2. Diagnostic Mode Control

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

Operating Mode	DM <sub>1</sub>	DMo	GENERATE	CORRECT	PASS- THRU	DATAout Latch (LEout = High)	SC0-6 (OEsc = Low)	ERROR MULT ERROR
Generate	0	0	0	X	0	_	Check Bits Generated from DATAIN Latch	High
Detect	0	0	1	0	0	DATAIN Latch	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep <sup>(1)</sup>
Correct	0	0	1	1	0	DATAIN Latch with Single Bit Correction	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep
PASSTHRU	0 0 1	0 1 0	X	Χ.	1	DATAIN Latch	Check Bit Latch	High
Diagnostic Generate	٥	1	. 0	Х	0	_	Check Bits from Diagnostic Latch	High
Diagnostic Detect	1	0	1	0	0	DATAIN Latch	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Diagnostic Correct	1	0	1	1	0	DATAIN Latch with Single Bit Correction	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Initialization Mode	1	1	Х	Х	Х	DATAIN Latch Set to 0000	Check Bits Generated from DATAIN Latch (0000)	_
Internal Mode	IDo-:		(Control Signa	als iDo-2, DIAG	MODE <sub>0</sub> _	1, CORRECT and PAS	STHRU are taken from th	e Diagnostic

NOTE:


Table 3. IDT39C60 Operating Modes

<sup>1.</sup> ERROR DEP (Error Dependent): ERROR will be low for single or multiple errors, with MULTERROR low for double or multiple errors. Both signals are high for no errors.

### 16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.

A single IDT39C60 EDC unit, connected as shown in Figure 2, provides all the logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code 16/22 indicates 6 check bits are required. The CB6 pin is, therefore, a "Don't Care" and ID2, ID1. ID0 = 000.



**Uses Modified Hamming Code 16/22** 16 Data Bits with 6 Check Bits

Figure 1. 16-Bit Data Format




Figure 2. 16-Bit Configuration

Table 3 describes the operating modes available. The output pin SCe, is forced high for either syndrome or check bits since only 6 check bits are used for the 16/22 code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 8 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six syndrome bits to indicate the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the SCo-5 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

2595 thi 05

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

Internal Function

Diagnostic Check Bito

Generated								Parti	cipati	ng Da	ta Bit:	s <sup>(1)</sup>					
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)		Х	Х	Х		Х			Х	Х		Х			Х	T
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			T
C2	Odd (XNOR)	X			Х	Х			Х		Х	Х			Х	<b>†</b>	X
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				X	Х	Х		Т
C4	Even (XOR)			Х	X	Х	Х	Х	Х					1	<b>†</b>	X	T X
C <sub>5</sub>	Even (XOR)	1							l	X	Х	X	Х	X	Х	X	İχ

NOTE:

1. The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

Table 4. 16-Bit Modified Hamming Code — Check Bit Encode Chart

Data Bit

0

_				Hex	0	1	2	3
	Sy	ndro Bits		S5 S4	0 0	0	1 0	1 1
Hex	Sз	S2	S <sub>1</sub>	So	<u>.</u>			<u> </u>
0	0	0	0	0	*	C4	C5	Т
1	0	0	0	1	CO	T	Т	14
2	0	0	1	0	C1	T	۲	M
3	0	0	1	1	Т	2	8	T
4	0	1	0	0	C2	Т	T	15
5	0	1	0	1	T	3	10	Т
6	0	1	1	0	Т	4	9	Т
7	0	1	1	1	М	T	Т	M
8	1	0	0	0	C3	T	Т	М
9	1	0	0	1	T	5	11	T
Α	1	0	1	0	T	6	12	T
В	1	0	1	1	1	Т	Т	М
С	1	1	0	0	T	7	13	Т
D	1	1	0	1	М	Т	T	М
E	1	1	1	0	0	Т	Т	М
F	1	1	1	1	Т	М	М	T

1 Diagnostic Check Bit1 2 Diagnostic Check Bit2 3 Diagnostic Check Bit3 4 Diagnostic Check Bit4 5 Diagnostic Check Bit5 6, 7 Don't Care 8 CODE ID0 9 CODE ID1 10 CODE ID2 11 DIAG MODE0 12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care		
3         Diagnostic Check Bits           4         Diagnostic Check Bit4           5         Diagnostic Check Bit5           6, 7         Don't Care           8         CODE ID0           9         CODE ID1           10         CODE ID2           11         DIAG MODE0           12         DIAG MODE1           13         CORRECT           14         PASSTHRU           15         Don't Care	1	Diagnostic Check Bits
4 Diagnostic Check Bit4  5 Diagnostic Check Bit5  6, 7 Don't Care  8 CODE ID0  9 CODE ID1  10 CODE ID2  11 DIAG MODE0  12 DIAG MODE1  13 CORRECT  14 PASSTHRU  15 Don't Care	2	Diagnostic Check Bit2
5 Diagnostic Check Bits 6, 7 Don't Care 8 CODE ID0 9 CODE ID1 10 CODE ID2 11 DIAG MODE0 12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care	3	Diagnostic Check Bits
6, 7 Don't Care  8 CODE ID0  9 CODE ID1  10 CODE ID2  11 DIAG MODE0  12 DIAG MODE1  13 CORRECT  14 PASSTHRU	4	Diagnostic Check Bit4
8 CODE ID0 9 CODE ID1 10 CODE ID2 11 DIAG MODE0 12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care	5	Diagnostic Check Bits
9 CODE ID1 10 CODE ID2 11 DIAG MODE0 12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care	6, 7	Don't Care
10 CODE ID2 11 DIAG MODE0 12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care	8	CODE IDo
11         DIAG MODEo           12         DIAG MODE1           13         CORRECT           14         PASSTHRU           15         Don't Care	9	CODE ID1
12 DIAG MODE1 13 CORRECT 14 PASSTHRU 15 Don't Care	10	CODE ID2
13 CORRECT 14 PASSTHRU 15 Don't Care	11	DIAG MODE₀
14         PASSTHRU           15         Don't Care	12	DIAG MODE1
15 Don't Care	13	CORRECT
	14	PASSTHRU
2595 tbl 07	15	Don't Care
		2595 tbl 07

Table 6. Diagnostic Latch Loading --- 16-Bit Format

NOTES: ' = No errors detected Number = The number of the single bit-in-error

T = Two errors detected

M = Three or more errors detected

Table 5. Syndrome Decode to Bit-in-Error (16-Bit Configuration)




Figure 3. 8-Bit Configuration

16-BIT CMOS DETECTION AND CORRECTION UNIT

### 32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC units, connected as shown in Figure 5. provide all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code 32/39 indicates 7 check bits are required. Table 1 gives the ID2, ID1, ID0 values needed for distinguishing the byte 0/1 from byte 2/3. Valid syndrome, check bits and the ERROR and MULTERROR signal come from the 2/3 unit. Control signals not indicated are connected to both units in parallel. The OEsc always enables the SCo-6 outputs of byte 0/1, but must be used to select data check bits or syndrome bits fed back from the byte 2/3 for data correction modes.

Data In bits 0 through 15 are connected to the same numbered inputs of the byte 0/1 EDC unit, while Data In bits 16 through 31 are connected to byte 2/3 Data Inputs 0 to 15, respectively.

Figure 4 indicates the 39-bit data format for 4 bytes of data and 7 check bits. Check bits are input to the byte 0/1 unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32-bit configuration requires a feedback of sydrome bits from byte 2/3 into the byte 0/1 unit. The MUX shown on the functional block diagram is used to select the CBo-6 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating mode available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to determine the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SCo-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 16 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.

				Hex	0	1	2	3	4	5	6	7
		ndro Bits		S6 S5 S4	0 0	0 0	0 1 0	0 1 1	1 0 0	1 0	1 1 0	1 1 1
Hex	S3	S <sub>2</sub>	S1	S0			Ì	·	`	·	_	•
0	٥	0	0	0	•	C4	C5	Т	C6	Т	Т	30
1	0	0	0	1	CO	Т	Т	14	Т	М	М	Т
2	0	0	1	0	C1	Т	T	М	Т	2	24	Т
3	0	0	1	1	Т	18	8	Т	М	Т	Т	М
4	0	1	0	0	C2	Т	T	15	Т	3	25	T
5	٥	1	0	1	Т	19	9	Т	М	Т	Т	31
6	0	1	1	0	Т	20	10	Т	М	٦	Т	М
7	0	1	1	1	М	Т	Т	M	Т	4	26	М
8	-	0	0	0	C3	Т	Т	М	Т	5	27	T
9	-	0	0	1	T	21	11	Т	М	Т	T	М
Α	1	0	1	0	Т	22	12	T	1	T	T	М
В	1	0	1	1	17	Т	T	М	Т	6	28	Т
С	1	1	0	0	T	23	13	T	М	Т	Т	М
D	Ψ	1	0	1	М	Т	T	М	Т	7	29	T
E	-	1	1	0	16	T	Т	М	T	М	М	T
F	1	1	1	1	Т	М	М	T	0	T	T	М

NOTES:

- No errors detected

Number - The number of the single bit-in-error

T - Two errors detected

M = Three or more errors detected

Table 7. Syndrome Decode to Bit-in-Error (32-Bit Configuration)

Prop	32-Bit agation Delay	Component Delay From IDT39C60
From	То	AC Specifications
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	Corrected DATAout	(DATA to SC) + (CB to SC, CODE ID 011) + CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	ERROR for 32 Bits	(DATA to SC) + (CB to ERROR, CODE ID011)
DATA MULT ERROR for 32 Bits		(DATA to SC) + (CB to MULT ERROR, CODE ID 011)

2595 th! 08

Table 8. Key AC Calculations for the 32-Bit Configuration

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 




Figure 4. 32-Bit Data Format




Figure 5. 32-Bit Configuration

Data Bit	Internal Function
0	Diagnostic Check Bito
1	Diagnostic Check Bit1
2	Diagnostic Check Bit2
3	Diagnostic Check Bits
4	Diagnostic Check Bit4
5	Diagnostic Check Bits
6	Diagnostic Check Bits
7	Don't Care
8	Slice 0/1 — CODE IDo
9	Slice 0/1 — CODE ID1
10	Slice 0/1 — CODE ID2
11	Slice 0/1 — DIAG MODEo
12	Slice 0/1 — DIAG MODE1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE IDo
25	Slice 2/3 — CODE ID1
26	Slice 2/3 — CODE ID2
27	Slice 2/3 — DIAG MODEo
28	Slice 2/3 — DIAG MODE1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASSTHRU
31	Don't Care
	2595 tbl 10

Table 9. Diagnostic Latch Loading - 32-Bit Format

Generated		Participating Data Bits															
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)	Х				Х		Х	Х	Х	Х		Х			Х	
C <sub>1</sub>	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		X
Сз	Odd (XNOR)	Х	X				Х	Х	Х				Х	X	Х		Г
C4	Even (XOR)			Х	Х	X	Х	Х	Х					ĺ		Х	X
C <sub>5</sub>	Even (XOR)				1	T				Х	Х	X	X	X	X	Х	X
C <sub>6</sub>	Even (XOR)	Х	Х	Х	Х	X	Х	Х	X								Т

Participating Data Bits Generated 23 24 25 26 27 28 29 30 31 Check Bits Parity 16 17 18 19 20 21 22 Х Χ Χ Χ X Χ Х Co Even (XOR) X х Х Х Х X Even (XOR) Χ Х Х C<sub>1</sub> Х х X X X X Х C2 Odd (XNOR) х Сз Odd (XNOR) Х Х X Х х х Х X Х Х Х Χ Χ Х X C4 Even (XOR) C5 Even (XOR) Х Х Х Х X Χ Х Х C<sub>6</sub> Even (XOR) X Χ Х X X X 2595 tbl 12

Table 10. 32-Bit Modified Hamming Code — Check Bit Encode Chart

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

#### 64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC units connected with the MSI gates, as shown in Figure 7, provide all the logic needed for single bit error detection and double bit error detection of a 64-bit data field. The Identification code 64/72 is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the CBo-s inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.

The ERROR signal is low for one or more errors detected. From any of the 4 devices, MULTERROR is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.

Figure 6 indicates the 72-bit data format of 8 bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the CBo-s pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit-in-error for a single bit error or whether

a double or triple bit error was detected. The all zero case indicates no errors detected.


In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the Exclusive-OR gates and the 3-state buffer must be included

Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. In the PASSTHRU mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs Co to C7.

Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the SCo-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Some multiple errors will cause a data bit to be inverted. For example, in the 16-bit mode where bits 8 and 13 are in error, the syndrome 111100 (So, S1, S2, S3, S4, S5) is produced. The bit-in-error decoder receives the syndrome 11100 (So, S1, S2, S3, S4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.



Uses Modified Hamming Code 64/72 32 Data Bits with 8 Check Bits

Figure 6. 64-Bit Data Format

				- 1																- 1	$\overline{}$
					Hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε.	F
	Syndrome Bits				S7 S6 S5 S4	0 0 0	0 0 0 1	0 0 1 0	0 0 1 1	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	1 0 0	1 0 0 1	1 0 1 0	1 0 1	1 0 0	1 1 0 1	1 1 0	1 1 1
Hex	S3	S <sub>2</sub>	S1	So																	
0	0	0	0	0		*	C4	C5	Т	C6	Т	Т	62	C7		Т	46	T	М	М	T
1	0	0	0	1		C0	Т	Т	14	Т	М	М	Τ	Т	М	M	Ţ	. М	T	Т	30
2	0	0	1	0		C1	Т	Т	М	_	34	56	1	T	50	40	Т	М	Т	Т	М
3	0	0	1	1		Т	18	8	Т	М	Т	Т	М	М	Т	Т	М	Т	2	24	Т
4	0	1	0	0		C2	Т	Т	15	T	35	57	_	T	51	41	Т	М	Т	Т	31
5	0	1	0	1		Т	19	9	Т	М	Т	Т	63	М	T	Ť	47	T	3	25	Т
6	0	1	1	0		Т	20	10	Т	М	_	Т	М	М	Т	1	М	Т	4	26	Т
7	0	1	1	1		М	Τ	Т	М	Т	36	58	Т	T	52	42	Т	М	Т	Т	М
8	1	0	0	0		C3	Т	Т	М	Т	37	59	Т	Т	53	43	T	М	T	٦	М
9	1	0	0	1		T	21	11	Т	М	T	Т	М	М	Т	Т	М	Ţ	5	27	T
Α	1	0	1	0		T	22	12	T	33	Т	Т	М	49	·Ţ	Т	М	T	6	28	T
В	1	0	1	1		17	Т	Т	М	Т	38	60	Т	Т	54	44	Т	1	Т	Т	М
С	1	1	0	0		Т	23	13	Τ	М	Т	Т	М	М	Т	Т	М	Τ	7	29	T
D	1	1	0	1		М	Т	Т	М	Т	39	61	Т	T	55	45	Т	М	Т	Т	М
E	1	1	1	0		16	T	T	М	Т	М	М	T	T	М	М	T	0	T	Т	М
F	1	1	1	1		Т	М	М	Т	32	T	Т	М	48	Т	T	М	Т	М	М	Т

#### NOTES:

\* = No errors detected

Number = The number of the single bit-in-error

T = Two errors detected

M = Three or more errors detected

Table 11. Syndrome Decode to Bit-In-Error (64-Bit Configuration)


Propa	64-Bit gation Delay	Component Delay From IDT39C60
From	То	AC Specifications
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA	Corrected DATAout	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	MULT ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx)
DATA	DOUBLE ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

2595 tbl 14

Table 12. Key AC Calculations for the 64-Bit Configuration

16-BIT CMOS DETECTION AND CORRECTION UNIT

14



#### NOTES:

- 1. In PASSTHRU mode the contents of the Check Latch appears on the XOR outputs inverted.
- 2. In Diagnostic Generate mode the contents of the Diagnostic Latch appear on the XOR outputs inverted.

Figure 7. 64-Bit Configuration

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

Generated								Partic	ipatir	ng Dai	ta Bita	3 <sup>(1)</sup>					
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)		X	Х	Х		Х			Х	Х		Х			X	
C <sub>1</sub>	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			
C2	Odd (XNOR)	Х			Х	Х			Х		Х	X			Х		Х
C3	Odd (XNOR)	X	Х				Х	Х	Х				Х	Х	Х		<u> </u>
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C5	Even (XOR)									Х	Х	Х	Х	Х	Х	X	Х
C6	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Х								
C7	Even (XOR)	X	Х	Х	X	X	Х	Х	Х								

Generated								Partie	cipatii	ng Da	ta Bits	3 <sup>(1)</sup>					
Check Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Co	Even (XOR)		X	Х	Х		X			Х	Х		Х			Х	
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х		l	
C <sub>2</sub>	Odd (XNOR)	Х			Х	Х			Х		Х	Х			X		X
Сз	Odd (XNOR)	Х	X				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)	T		Х	Х	Х	Х	Х	Х							X	X
C5	Even (XOR)									Х	Х	Х	Х	X	Х	Х	X
C <sub>6</sub>	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	X
C7	Even (XOR)									X	Х	X	Х	Х	Х	X	X

Participating Data Bits<sup>(1)</sup> Generated 46 47 Parity 32 33 34 35 36 37 38 39 40 42 43 44 45 Check Bits Х Х X Х Х Х Х Even (XOR) Χ Co X X Х Х Х Х Cı Even (XOR) Х Х X X Х X Х Odd (XNOR) Х X х C2 Х X X X X X Х Х Сз Odd (XNOR) X Х Χ Х Χ х Х Х C4 Even (XOR) X X X Χ Χ Х X Х Even (XOR) C<sub>5</sub> x X X Х X Χ Χ C<sub>6</sub> Even (XOR) Х Χ Χ X Χ X Χ Χ Х **C**7 Even (XOR)

Generated								Partic	cipatii	ng Da	ta Bits	s <sup>(1)</sup>					
Check Bits	Parity	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
Co	Even (XOR)	Х				X		Х	X			X		Х	X	<u> </u>	X
C <sub>1</sub>	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		X		<u> </u>	<u> </u>
C2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			X		Х
Сз	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х				T			X	X
C5	Even (XOR)						1			X	X	X	X	Х	Х	Х	X
C6	Even (XOR)				1					X	Х	Х	Х	X	Х	X	Х
<b>C</b> 7	Even (XOR)	Х	Х	Х	Х	X	х	Х	Х								

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

Table 13. 64-Bit Modified Hamming Code — Check Bit Encode Chart

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT


Data Bit	internal Function
0	Diagnostic Check Bito
1	Diagnostic Check Bit1
2	Diagnostic Check Bit2
3	Diagnostic Check Bits
4	Diagnostic Check Bit4
5	Diagnostic Check Bits
6, 7	Don't Care
8	Slice 0/1 — CODE IDo
9	Slice 0/1 — CODE ID1
10	Slice 0/1 — CODE ID2
11	Slice 0/1 — DIAG MODEo
12	Slice 0/1 — DIAG MODE1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE IDo
25	Slice 2/3 — CODE ID1
26	Slice 2/3 — CODE ID2
27	Slice 2/3 — DIAG MODE:
28	Slice 2/3 — DIAG MODE1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASSTHRU

Data Bit	Internal Function
31	Don't Care
32-37	Don't Care
38	Diagnostic Check Bits
39	Don't Care
40	Slice 4/5 — CODE IDo
41	Slice 4/5 — CODE ID1
42	Slice 4/5 — CODE ID2
43	Slice 4/5 — DIAG MODEo
44	Slice 4/5 — DIAG MODE1
45	Slice 4/5 — CORRECT
46	Slice 4/5 — PASSTHRU
47	Don't Care
48-54	Don't Care
55	Diagnostic Check Bit7
56	Slice 6/7 — CODE IDo
57	Slice 6/7 — CODE ID1
58	Slice 6/7 — CODE ID2
59	Slice 6/7 — DIAG MODEo
60	Slice 6/7 — DIAG MODE1
61	Slice 6/7 — CORRECT
62	Slice 6/7 — PASSTHRU
63	Don't Care
	2595 tbl 20

2595 tbl 19

Table 14. Diagnostic Latch Loading --- 64-Bit Format

Some multiple errors will cause a data bit to be inverted. For example, in the 16-bit mode where bits 8 and 13 are in error, the syndrome 111100 (So, S1, S2, S3, S4, S5) is produced. The bit-in-error decoder receives the syndrome 11100 (So, S1, S2, S3, S4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.



2595 drw 11

Figure 8. Inhibition of Data Modification

#### FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a function of the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

#### DEFINITIONS

DI ← DATALIF LEIN is HIGH or the output of bit I of the Data Input Latch if LEIN is LOW

CI ← CBI if LEIN is HIGH or the output of bit I of the Check Bit Latch if LEIN is LOW

DLi ← Output of bit i of the Diagnostic Latch

Si ← Internally generated syndromes (same as outputs of SCi if outputs enabled)

 $PA \leftarrow D0 \oplus D1 \oplus D2 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12$ 

 $PB \leftarrow D0 \oplus D1 \oplus D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7$ 

 $PC \leftarrow D8 \oplus D9 \oplus D10 \oplus D11 \oplus D12 \oplus D13 \oplus D14 \oplus D15$ 

PD ← D0 ⊕ D3 ⊕ D4 ⊕ D7 ⊕ D9 ⊕ D10 ⊕ D13 ⊕ D15

 $\mathsf{PE} \leftarrow \mathsf{D0} \oplus \mathsf{D1} \oplus \mathsf{D5} \oplus \mathsf{D6} \oplus \mathsf{D7} \oplus \mathsf{D11} \oplus \mathsf{D12} \oplus \mathsf{D13}$ 

 $\mathsf{PF} \leftarrow \mathsf{D2} \oplus \mathsf{D3} \oplus \mathsf{D4} \oplus \mathsf{D5} \oplus \mathsf{D6} \oplus \mathsf{D14} \oplus \mathsf{D15} \oplus \mathsf{D7}$ 

PG1 ← D0 ⊕ D4 ⊕ D6 ⊕ D7

 $PG_2 \leftarrow D_1 \oplus D_2 \oplus D_3 \oplus D_5$ 

PG3 ← D8 ⊕ D9 ⊕ D11 ⊕ D14

PG4 ← D10 ⊕ D12 ⊕ D13 ⊕ D15

**Error Signals** 

ERROR: ← (S6 • (ID1 + ID2)) • S5 • S4 • S3 • S2 • S1 • S0 + GENERATE + INITIALIZE + PASSTHRU

**MULT ERROR**:

(16 and 32-Bit Modes) ← ((S6 • ID1) ⊕ S5 ⊕ S4 ⊕ S3 ⊕ S2 ⊕ S1 ⊕ S0) (ERROR) + TOME + GENERATE +

PASSTHRU + INITIALIZE

MULT ERROR: (64-Bit Modes) ← TOME + GENERATE + PASSTHRU + INITIALIZE

					Hex	(		1		2		3		4		5			3	7	,
<u> </u>			Bits	ne <sup>(1, 2)</sup> s	S6 S5 S4 S3	0 0 0	0 0 0 1	0 0 1 0	0 0 1	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1	1 0 0 0	1 0 0	1 0 1 0	1 0 1	1 1 0 0	1 1 0 1	1 1 1 0	1 1 1 1
	ex 8	<b>S2</b>	S1 0	0									1		1	1		1			1
1	9	0	-0	1			1			1			1	1	1	1_		1		1	1
2	Ā	0	1	0				1				1_	1	1						1	1
3	В	0	1	1		1						1	1	1					<u> </u>	1	1
4	С	1	0	0			1						1	1	1	<u> </u>	<u> </u>			<b></b>	
5	D	1	0	1		1	1	<u> </u>			<u> </u>	<u> </u>	1	1	1		<u> </u>	<u> </u>	-	1	┝┷┥
6	E	1	1	0		1		<u> </u>	1		1	1	1	1-	<u> </u>		1	-	1		┼┯┤
7	F	1	1	1		1	1		j 1	1	1	1	1	1			1	<u> </u>	<u>'</u>	<u> </u>	_'_

NOTES:

1. S6, S5, ... So are internal syndromes except in Modes 010, 100, 101, 110, 111 (CODE ID2, ID1, ID0). In these modes, the syndromes are input over the check bit lines. S6  $\leftarrow$  C6, S5  $\leftarrow$  C5, ... S1  $\leftarrow$  C1, S0  $\leftarrow$  C0.

The Ss internal syndrome is always forced to 0 in CODE ID 000.

# Table 15. TOME (Three or More Errors)

Generate				CODE ID0-2			
Mode (Check Bits)	000	010	011	100	101	110	111
SCo ←	PG2 ⊕ PG3	PG1 ⊕ PG3	PG2 ⊕ PG4 ⊕ CB0	PG2 ⊕ PG3	PG2 ⊕ PG3	PG1 ⊕ PG4	PG1 ⊕ PG4
SC1 ←	PA	PA	PA ⊕ CB1	PA	PA	PA _	PA
SC2 ←	PD	PD	PD ⊕ CB2	PD	PD	PD	PD
502 ← SC3 ←	PE	PE	PE⊕CB3	PE	PE	PE	PE
SC4 ←	PF	PF	PF ⊕ CB4	PF	PF	PF	PF
SC5 ←	PC	PC	PC ⊕ CB₅	PC	PC	PC	PC
SC6 ←	1 1	PB	PC ⊕ CB6	PB	PB	PB	PB 2505 this

Table 16. Generate Mode (Check Bits)

17

Detect and Correct				CODE ID0-2		***	
Modes (Syndromes)	000	010	011 <sup>(1)</sup>	100	101	110	111
SC <sub>0</sub> ←	PG2 ⊕ PG3 ⊕ Co	PG1 ⊕ PG3 ⊕ C0	PG2 ⊕ PG4 ⊕ CB0	PG2 ⊕ PG3 ⊕ Co	PG2 ⊕ PG3	PG1 ⊕ PG4	PG1 ⊕ PG4
SC1 ←	PA ⊕ C1	PA @ C1	PA ⊕ CB₁	PA   C1	PA	PA	PA
SC2 ←	PD ⊕ C2	PD ⊕ C2	PD ⊕ CB2	PD ⊕ C2	PD	PD	PD
SC3 ←	PE⊕C3	PE⊕C3	PE ⊕ CB₃	PE ⊕ C3	PE	PE	PE
SC4 ←	PF ⊕ C4	PF⊕C4	PF ⊕ CB₄	PF⊕C4	PF	PF	PF
SC5 ←	PC ⊕ C5	PC @ C5	PC ⊕ CB5	PC ⊕ C₅	PC	PC	PC
SC6 ←	1	PB ⊕ Ce	PC ⊕ CB <sub>6</sub>	РВ	PB	PB⊕C6	PB⊕C6

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

2595 tbl 23

Table 17. Detect and Correct Modes (Syndromes)

Diagnostic Detect				CODE ID0-2			
and Correct Mode	000	010	<b>011</b> (1)	100	101	110	111
SC0 ←	PG2 ⊕ PG3 ⊕ DLo	PG1 ⊕ PG3 ⊕ DLo	PG2 ⊕ PG4 ⊕ CB0	PG2 ⊕ PG3 ⊕ DLo	PG2 ⊕ PG3	PG1 ⊕ PG4	PG1 ⊕ PG4
SC1 ←	PA ⊕ DL <sub>1</sub>	PA ⊕ DL1	PA @ CB1	PA   DL1	PA	PA	PA
SC2 ←	PD @ DL2	PD ⊕ DL2	PD ⊕ CB2	PD ⊕ DL2	PD	PD	PD
SC3 ←	PE ⊕ DL3	PE ⊕ DL3	PE ⊕ CB3	PE ⊕ DL3	PE	PE	PE
SC4←	PF ⊕ DL4	PF ⊕ DL4	PF ⊕ CB4	PF ⊕ DL4	PF	PF	PF
SC5 ←	PDL ⊕ DL5	PC ⊕ DL5	PC @ CBs	PC ⊕ DL5	PC	PC	PC
SC6 ←	1	PB   DL6	PC ⊕ CB6	РВ	PB	PB ⊕ DL6	PB ⊕ DL7

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

2595 tbl 24

Table 18. Diagnostic Detect and Correct Mode

Diagnostic	CODE IDo-2												
Generate Mode	000	010	<b>011</b> (1)	100	101	110	111						
SC₀ ←	DLo	DLo	CB <sub>0</sub>	DLo	1	1	1						
SC1 ←	DL1	ÐL1	CB <sub>1</sub>	DL <sub>1</sub>	1	1	1						
SC2←	DL2	DL2	CB <sub>2</sub>	DL2	1	1	1						
SC3 ←	DLa	DL3	CB3	DLs	1	1	1						
SC4 ←	DL4	DL4	CB4	DL4	1	1	1						
SC5 ←	DLs	DL5	CB5	DL5	1	1	1						
SC6←	1	DL6	CB6	1	1	DL6	DL7						

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

2595 tbl 25

Table 19. Diagnostic Generate Mode

PASSTHRU	<u></u>			CODE ID0-2			
Mode	000	010	011 (1)	100	101	110	111
SC₀ ←	C <sub>0</sub>	Co	CB <sub>0</sub>	Co	1	1	1
SC1 ←	C1	C <sub>1</sub>	CB <sub>1</sub>	C <sub>1</sub>	ï	1	1
SC <sub>2</sub> ←	C2	C2	CB <sub>2</sub>	C2	1	1	1
SC3 ←	Сз	Сз	CB <sub>3</sub>	Сз	1	1	<u> </u>
SC4 ←	C4	C4	CB4	C4	1	1	1
SC5 ←	C5	C5	CB <sub>5</sub>	C5	1	1	1
SC6←	1	C6	CB <sub>6</sub>	1	1	C <sub>6</sub>	C <sub>6</sub>

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 20. PASSTHRU Mode

# MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT39C60/-1/A/B	
16-BIT CMOS DETECTION AND	CORRECTION UNIT

S2	S1	S5 S4 S3	0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
0	0		-	1	1	5	1	11	14	-
0	1			1	2	6	8	12	1	_
1	0		_	_	3	7	9	13	15	1
1	1		_	0	4	_	10	_	-	

NOTE:

1. Unlisted S combinations are no correction.

Table 21. CODE ID2-0 = 000

C2	C1	C6 C5 C4 C3	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1	1 0 0	1 0 0 1	1 0 1 0	1 0 1
0	0		_	11	14	_	-		-	5
0	1		8	12	_	_		1	2	6
1	0		9	13	15	_		<u> </u>	3	7
1	1		10		_	_	-	0	4	_
NOTE	<u> </u>								2	595 tbl 28

NOTE:

2595 tbl 27

2595 tbl 29

1. Unlisted Cn combinations are no correction.

Table 22. CODE ID2-0 = 010

S2	S <sub>1</sub>	S6 S5 S4 S3	0 0	0 0 0	0 0 1 0	0 0 1 1	1 1 0	1 0 1	1 1 1 0	1 1 1
0	0	-	_		_	5		11	14	ı
0	1		_	1	2	6	8	12	П	1
1	0		_	_	3	7	9	13	15	_
1	1		_	0	4		10	_		

NOTE:

1. Unlisted S combinations are no correction.

Table 23. CODE ID2-0 = 011

C2	C <sub>1</sub>	C0 C6 C5 C4 C3	0 0 1 0 0	0 0 1 0	0 0 1 1	0 1 1 1	1 1 0 0 0	1 1 0 0 1	1 0 1 0	1 1 0 1
0	0		-	11	14	1	_	1	1	5
0	1		8	12	1	<u> </u>	_	1	2	6
1	0		9	13	15	_			3	7
1	1		10	_	_	_	-	0	4	

NOTE:

1. Unlisted Cn combinations are no correction.

Co C<sub>6</sub> 1 1 1

C5 0 0

C4 0 0 1 1 0 0 1 1

Сз

C1

0 0

0

1

Table 24. CODE 1D2-0 = 100

0 1

3

0 0 0 0 1

0

10

1 1

11 14

0 1

15

0

5

7 9 13

0 0

1

1 2 6 8 12

C2	C <sub>1</sub>	C0 C6 C5 C4 C3	0 0 0	0 0 0 0	0 0 0 1 0	0 0 0 1	1 1 0 0	1 1 0 1	1 1 1 0	1 1 1 1
0	0		_	_	-	5		11	14	_
0	1		_	1	2	6	8	12	1	_
1	0			_	3	7	9	13	15	_
1	1		<u> </u>	0	4	-	10	_	_	_

NOTE:

1. Unlisted Cn combinations are no correction.

Table 25. CODE ID2-0 = 101

C2

0 1

NOTE:

2595 tbl 31

Unlisted C<sub>n</sub> combinations are no correction.

0

2595 tbl 32

2595 tht 30

Table 26. CODE ID2-0 = 110

2595 tbl 33

C2	C <sub>1</sub>	Co C6 C5 C4 C3	0 1 1 0	0 1 1 0	0 1 1 1 0	0 1 1 1	1 0 0 0	1 0 0 0	1 0 0 1	1 0 0 1
0	0		_	11	14	_		_	-	5
0	1		8	12	_	_	1	1	2	6
1	0		9	13	15		-	1	3	7
1	1		10	_	_		_	0	4	_

NOTE:

1. Unlisted Cn combinations are no correction.

Table 27. CODE ID2-0 = 111

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	MII.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	٧
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	30	30	mA

### NOTE:

2595 thi 34

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	.5	pF
Cout	Output Capacitance	Vout = 0V	7	pF

#### NOTE:

2595 tbl 35

1. This parameter is sampled and not 100% tested.

# DC ELECTRICAL CHARACTERISTICS

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	itions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Le	vel <sup>(4)</sup>	2.0	_		V
VIL	input LOW Level	Guaranteed Logic LOW Lev	Guaranteed Logic LOW Level <sup>(4)</sup>			0.8	٧
lін	Input HIGH Current	Vcc = Max., Vin = Vcc		_	0.1	10	μА
liL .	Input LOW Current	Vcc = Max., Vin = GND		<b> </b>	-0.1	-10	μА
Vон	Output HIGH Voltage	Vcc = Min.	Юн = −300μА	VHC	Vcc		V
			IOH = -6mA MIL.	2.4	4.3		
			IOH = -6mA COM'L.	2.4	4.3		
Vol	Output LOW Voltage	Vcc = Min.	foL = 300μA	-	GND	VLC	٧
			IOL = 8mA MIL.	<b>-</b>	0.3	0.5	
			IOL = 8mA COM'L.		0.3	0.5	
loz	Off State (High Impedance)	Vcc = Max.	Vo = 0V	-	-0.1	-20	μА
	Output Current		Vo = Vcc (Max.)	T - 1	0.1	20	
los	Output Short Circuit Current	Vcc = Мах., Vouт = 0V <sup>(3)</sup>		-20	_		mA

#### NOTES:

- 1. For conditions shown as Max, or Min, use appropriate value specified under DC Electrical Characteristics,
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. These input levels should only be static tested in a noise-free environment. Guaranteed by design.

2595 tbl 37

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

# DC ELECTRICAL CHARACTERISTICS (Cont'd.)

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

VLC = 2.0V: VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Icco	Quiescent Power Supply Current (CMOS) Inputs	Vcc = Max. Vin = Vcc or GND fop = 0			3.0	5.0	mA
loct	Quiescent Input Power Supply Current (per Input @ TTL High) (3)	Vcc = Max., Vin = 3.4V, foP = 0		_	0.3	2.0	mA/ Input
ICCD	Dynamic Power Supply Current	Vcc = Max. Vin = Vcc or GND	MIL.	1	5.0	8.5	mA/ MHz
		Outputs Open, OE = L	COM'L.		5.0	7.0	
loc	Total Power Supply Current <sup>(4)</sup>	Vcc = Max., for = 10MHz Outputs Open, OE = L	MIL.	_	53	90	mA
		50% Duty Cycle Vin = Vcc or GND	COM'L.	_	53	75	
		Vcc = Max., foP = 10MHz Outputs Open, OE = L	MIL.	_	60	100	
		50% Duty Cycle Vin = 3.4V, Vin = 0.4V	COM'L.	_	60	85	<u> </u>

#### NOTES:

- For conditions shown as Max. or Min. use appropriate value specified under DC Electrical Characteristics.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. ICCT is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out Icco, then dividing by the total number of inputs.
- 4. Total Supply Current is the sum of the Quiescent Current and the Dynamic Current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
  - ice = iccq + icct (NT x DH) + iccp (for)
  - DH = Data duty cycle TTL high period (VIN = 3.4V)
  - NT = Number of dynamic inputs driven at TTL levels
  - for = Operating frequency

# **CMOS TESTING CONSIDERATIONS**

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- 1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- 2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
- 3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
- To quarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using ViL ≤ 0V and ViH ≥ 3V for AC tests.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# **IDT 39C60B AC ELECTRICAL CHARACTERISTICS**

Guaranteed Commercial Range Performance: Temperature range: 0°C to +70°C; VCC =  $5.0V \pm 5\%$  The signals switch between 0V and 3V with signal measured at 1.5V level.

# MAXIMUM PROPAGATION DELAYS OL = 50pF

		ļ	To O	utput		
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Unit
DATA0-15		18	25 <sup>(1)</sup>	18	20	ns
CB0-6 (CODE ID = 000, 011)		12	22	17	20	ns
CB0-6 (CODE ID = 010, 100,101, 11	0, 111)	12	16	17	20 -	ns
GENERATE	{			14 —	19 —	ns
CORRECT (Not Internal Control Mode)		-	22		_	ns
DIAG MODE and PASSTHRU (Not Internal Control Mode)		20	22	16	19	ns
CODE ID		20	22	22	24	ns
LEin From latched to transparent	1	20	28	20	22	ns
LEOUT From latched to transparent	ſ	_	11	<del>-</del>	_	ns
LEDIAG From latched to transparent	£	20	28	20	22	ns
Internal Control Mode: LEDIAG From latched to transparent	5	24	33	24	27	ns
Internal Control Mode: DATA0-15 Via Diagnostic Latch		24	33	24	27	ns

NOTE:

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2595 tbl 38

From Input		To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA0-15	7	LEIN	5	3	ns
CBo-6 (not applic. to CODE ID = 11)			5	3	ns
DATA0-15	1	LEout	24	2	ns
CBo-7 (CODE ID = 000, 011)	₹ .		21	0	ns
CB0-7 (CODE ID = 010, 100, 101, 110, 111)	<b>\</b>		21	0	ns
CORRECT	_ ` ૧		22	0	ns
DIAG MODE	_ ₹		22	0	ns
PASSTHRU	_ ₹		22	0	ns
CODE ID1, 0	_ ₹		25	0	ns
LEIN 5	1		28	0	ns
DATA <sub>0-15</sub>		LEDIAG	5	3	ns

#### **MAXIMUM OUTPUT ENABLE/DISABLE TIMES**

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

				Enable	Disable	
From Input	Enable	Disable	To Output	Max.	Max.	Unit
OE Byteo, 1	Ž	<i>f</i>	DAT0-15	12	10	ns
OEsc	J	ſ	SC0-7	12	10	ns

MINIMUM PULSE WIDTH	IS		Min.	2595 tbl 40
LEIN, LEOUT, LEDIAG	А	(Positive-going pulse)	8	ns
			 	2595 thi 41

<sup>1.</sup> DATAIN to corrected DATAOUT measurement requires timing as shown below.

# **IDT 39C60B AC ELECTRICAL CHARACTERISTICS**

Guaranteed Military Range Performance: Temperature range: -55°C to +125°C; VCC = 5.0V ± 10%

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

			To O	.tput		
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Uni
DATA0-15		22	30 <sup>(1)</sup>	22	25	ns
CB0-6 (CODE ID = 000, 011)		14	26	20	24	ns
CBo-6 (CODE ID = 010, 100,101, 110	, 111)	14	19	20	24	ns
GENERATE	{		_	14	19	ns
CORRECT (Not Internal Control Mode)		-	20	-	_	ns
DIAG MODE and PASSTHRU (Not Internal Control Mode)		24	26	19	21	ns
CODE ID	<del></del> _	24	29	26	29	ns
LEIN From latched to transparent	1	24	34	24	26	ns
LEOUT From latched to transparent	ſ	_	13		_	n
Internal Control Mode: LEDIAG From latched to transparent	ſ	24	34	24	26	ns
LEDIAG From latched to transparent	£	29	40	29	32	n
Internal Control Mode: DATA0-15 Via Diagnostic Latch		29	40	29	32	n

NOTE:

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

2595 tbl 42

From Input		To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA0-15	1	LEIN	6	4	ns
CBo-s (not applic, to CODE ID = 11)	] <b>\</b>		6	4	ns
DATA0-15	1	LEOUT	29	2	ns
CB0-7 (CODE ID = 000, 011)	1		25	0	ns
CB0-7 (CODE ID = 010, 100, 101, 110, 111)	1 🔪		25	0	ns
CORRECT	] ∖		26		ns
DIAG MODE	ገ		26	0	ns
PASSTHRU	1 🔪		26	0	ns
CODE ID1,0	1 🔪		30	0	ns
LEIN J	7 ∖		34		ns
DATA0-15		LEDIAG	6	4	ns

# MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with

 $C_{1} = 50 nE$  and correlated to  $C_{1} = 5 nE$ 

1				Enable	Disable	Unit
From Input	Enable	Disable	To Output	Max.	Max.	Unit
OE Byteo, 1	1	1	DAT0-15	15	12	ns
<b>OE</b> sc	1	1	SC0-7	15	12	ns
MINIMUM PULSE WIDTHS					Min.	2595 tb
LEIN, LEOUT, LEDIAG		√ (Po	sitive-going pulse)		10	ns

8.10

<sup>1.</sup> DATAIN to corrected DATAout measurement requires timing as shown below.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

# **IDT 39C60A AC ELECTRICAL CHARACTERISTICS**

Guaranteed Commercial Range Performance: Temperature range:  $0^{\circ}$ C to  $+70^{\circ}$ C;  $Vcc = 5.0V \pm 5\%$ 

The signals switch between 0V and 3V with signal measured at 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

		To Output							
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Un			
DATA <sub>0-15</sub>		20	30 <sup>(1)</sup>	20	23	n:			
CBo-6 (CODE ID = 000, 011)		14	25	20	23	กะ			
CB0-6 (CODE ID = 010, 100,101, 110	, 111)	14	18	20	23	n			
GENERATE	て		33 —	18 —	23 —	n			
CORRECT (Not Internal Control Mode)		_	20	_	_	n			
DIAG MODE and PASSTHRU (Not Internal Control Mode)		22	25	18	21	n			
CODE ID		23	28	25	28	n			
LEIN From latched to transparent	1	22	32	22	25	n			
LEOUT From latched to transparent	£	_	13	-	_	n			
LEDIAG From latched to transparent	8	22	32	22	25	n			
Internal Control Mode: LEDIAG From latched to transparent	ſ	28	38	28	31	n			
Internal Control Mode: DATA0-15 Via Diagnostic Latch		28	38	28	31	n			

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input	To input (Latching Data)		Set-up Time	Hold Time	Unit
DATA0-15	1	LEIN	5	3	ns
CB0-6 (not applic. to CODE ID = 11)	1 \		5	3	ns
DATA0-15	1	LEout	24	2	ns
CB0-7 (CODE ID = 000, 011)	<b>]</b> \		21	0	ns
CB0-7 (CODE ID = 010, 100, 101, 110, 111)			21	0	ns
CORRECT /	] \ [		22	0	ns
DIAG MODE	] \		22	0	ns
PASSTHRU	] \		22	0	ns
CODE ID1, o	] \ [		25	0	ns
LEIN 5	1		28	0	ns
DATA0-15		LEDIAG	5	3	ns

## **MAXIMUM OUTPUT ENABLE/DISABLE TIMES**

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

From input	Enable	Disable	To Output	Enable Max.	Disable Max.	Unit
OE Byteo, 1	~	ſ	DAT0-15	24	21	ns
OEsc	Ž	ſ	SC0-7	24	21	ns

OEsc	•	₹	SC0-7	24	 21	ns	١
MINIMUM PULSE WIDTH	S				Min.	2595 tbl 48	i
LEIN, LEOUT, LEDIAG		$\Lambda$	(Positive-going pulse)		12	ns	
						2595 tbl 49	

<sup>1.</sup> DATAIN to corrected DATAout measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

### **IDT 39C60A AC ELECTRICAL CHARACTERISTICS**

Guaranteed Military Range Performance: Temperature range: -55°C to +125°C; Vcc = 5.0V ± 10%

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

		To Output							
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Uni			
DATA0-15		22	35 <sup>(1)</sup>	24	27	ns			
CBo-6 (CODE ID = 000, 011)		17	25	24	27	ns			
CB0-6 (CODE ID = 010, 100,101, 110,	, 111)	17	20	24	27	ns			
GENERATE	1	_	28	21	25	ns			
	1	20	-	-	-				
CORRECT (Not Internal Control Mode)		-	25	<u> </u>	_	ns			
DIAG MODE and PASSTHRU (Not Internal Control Mode)		25	28	21	24	ns			
CODE ID		26	31	28	31	ns			
LEIN From latched to transparent	£	24	37	26	29	ns			
LEOUT From latched to transparent	1	_	16		_	ns			
LEDIAG From latched to transparent	1	24	37	26	29	ns			
Internal Control Mode: LEDIAG From latched to transparent	1	30	43	32	35	ns			
Internal Control Mode: DATA0-15 Via Diagnostic Latch		30	43	32	35	ns			

1. DATAIN to corrected DATAout measurement requires timing as shown below.

2595 tbl 50

# MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input		To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA015	•	LEin	5	3	ns
CB0-6 (not applic. to CODE ID = 11)	٦.		5	3	ns
DATA0-15	1	LEOUT	27	2	ns
CB0-7 (CODE ID = 000, 011)	`\		24	0	ns
CBo-7 (CODE ID = 010, 100, 101, 110, 111)	₹ 1		24	0	ns
CORRECT	<b>\</b>		25	0	ns
DIAG MODE	₹.		25	0	ns
PASSTHRU	] <b>\</b>		25	0	กร
CODE ID1, 0	] ₹		28	0	ns
LEIN f	1		30	0	ns
DATA0-15		LEDIAG	5	3	ns

# MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with

CL = 50pF and correlated to CL = 5pF.

				Enable	Disable	
From Input	Enable	Disable	To Output	Max.	Max.	Unit
OE Byteo, 1	1	1	DAT0-15	24	21	ns
OEsc	•	1	SC0-7	24	21	ns
MINIMUM PULSE WIDTH	is	•			Min.	2595 tbl 52

LEIN, LEOUT, LEDIAG (Positive-going pulse) 12 ns

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# **IDT 39C60-1 AC ELECTRICAL CHARACTERISTICS**

Guaranteed Commercial Range Performance: Temperature range: 0°C to +70°C; Vcc = 5.0V ± 5%

The signals switch between 0V and 3V with signal measured at 1.5V level.

### MAXIMUM PROPAGATION DELAYS CL = 50pF

		To Output							
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Unit			
DATA0-15		28	52 <sup>(1)</sup>	25	50	ns			
CBo-6 (CODE ID = 000, 011)		23	50	23	47	ns			
CB0-6 (CODE ID = 010, 100,101, 11	0, 111)	28	34	29	34	ns			
GENERATE	1	_	63	36	55	ns			
	1	35	_	-	_				
CORRECT (Not Internal Control Mode)		_	45		<del>-</del>	ns			
DIAG MODE(Not Internal Control Me	ode)	50	78	59	75	ns			
PASSTHRU(Not Internal Control Me	ode)	36	44	29	46	ns			
CODE ID		61	90	60	80	ns			
LEIN From latched to transparent	1	39	72	39	59	ns			
LEOUT From latched to transparent	\$	_	31	_	_	ns			
LEDIAG From latched to transparent	<i>f</i>	45	78	45	65	ns			
Internal Control Mode: LEDIAG From latched to transparent	1	67	96	66	86	ns			
Internal Control Mode: DATA0-15 Via Diagnostic Latch		67	96	66	86	ns			

2595 tbl 54

# MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input		To input (Latching Data)	Set-up Time	Hold Time	Unit
DATA0-15	٦.	LEIN	6	7 .	ns
CBo-6 (not applic. to CODE ID = 11)			5	6	ns
DATA0-15	`\	LEOUT	34	5	ns
CB0-7 (CODE ID = 000, 011)	1		35	0	ns
CBo-7 (CODE ID = 010, 100, 101, 110, 111)	<b>`</b>		27	0	ns
CORRECT	$\subseteq$		26	1	ns
DIAG MODE			69	0	ns
PASSTHRU	□ \		26	0	ns
CODE ID1, 0	_ \		81	0	ns
LEIN			51	5	ns
DATA0-15		LEDIAG	6	8	ns
				<del></del>	2595 tbl 5

## MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

				Enable	Disable	
From Input	Enable	Disable	To Output	Max.	Max.	Unit
OE Byteo, 1	1	<i>f</i>	DAT0-15	30	30	ns
<del>OE</del> sc	1	1	SC0-7	30	30	ns
INIMUM PULSE WIDTH	HS				Min.	2595 tbl 5

MINIMUM PULSE WIDTHS		Min.	2595 tbl 56
LEIN, LEOUT, LEDIAG	(Positive-going pulse)	15	ns
1.1.17			2595 tbl 57

<sup>1.</sup> DATAIN to corrected DATAOUT measurement requires timing as shown below.

# **IDT 39C60-1 AC ELECTRICAL CHARACTERISTICS**

Guaranteed Military Range Performance: Temperature range: -55°C to +125°C; Vcc = 5.0V ± 10%

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

			To O	utput		
From Input		SC0-6	DATA015	ERROR	MULT ERROR	Unit
DATA0-15		31	59 <sup>(1)</sup>	28	56	пs
CB0-6 (CODE ID = 000, 011)		25	55	25	50	ns
CB0-6 (CODE ID = 010, 100,101, 11	0, 111)	30	38	31	37	пѕ
GENERATE	1	T -	63	36	55	ns
	1	38	-	_	_	
CORRECT (Not Internal Control Mode)		<u> </u>	49		_	ns
DIAG MODE(Not Internal Control Mo	ode)	58	89	65	90	ns
PASSTHRU(Not Internal Control Mo	de)	39	51	34	54	ns
CODE ID		69	100	68	90	ns
LEIN From latched to transparent	f	39	82	43	66	ns
LEOUT From latched to transparent	f	_	33	_	_	ns
LEDIAG From latched to transparent	f	50	88	49	72	ns
Internal Control Mode: LEDIAG From latched to transparent	£	75	106	74	96	ns
Internal Control Mode: DATA0-15 Via Diagnostic Latch		75	106	74	96	ns

2595 tbl 58

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES To Input From Input (Latching Data) **Set-up Time Hold Time** Unit ₹. LEIN DATA0-15 7 7 ns CB0-6 (not applic, to CODE ID = 11) 5 7 ns DATA0-15 Ł LEOUT 5 39 ns CB0-7 (CODE ID = 000, 011) 1 38 ٥ ns ٦. CB0-7 (CODE ID = 010, 100, 101, 110, 111) 30 0 пѕ Ł CORRECT 28 1 ns 1 DIAG MODE 84 0 ns **PASSTHRU** 30 0 ns CODE ID1, 0 89 0 ns LEIN 59 5 ns DATA0-15 LEDIAG 7 9 ns

### MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

From Input	Enable	Disable	To Output	Enable Max.	Disable Max.	Unit
OE Byteo, 1	Ž	ſ	DAT0-15	35	35	ns
OEsc	٦.	<u></u>	SC0-7	35	35	ns
INIMUM PULSE WIDTH	is			,	Min.	2595 tbl
LEIN, LEOUT, LEDIAG		$\Lambda$	(Positive-going pulse)		15	ns

<sup>1.</sup> DATAIN to corrected DATAout measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

# **IDT 39C60 AC ELECTRICAL CHARACTERISTICS**

Guaranteed Commercial Range Performance: Temperature range: 0°C to +70°C; Vcc = 5.0V ± 5%

The signals switch between 0V and 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

		To Output						
From Input	10.00	SC0-6	DATA0-15	ERROR	MULT ERROR	Unit		
DATA0-15		32	65 <sup>(1)</sup>	32	50	ns		
CB0-6 (CODE ID = 000, 011)		28	56	29	47	ns		
CBo-6 (CODE ID = 010, 100,101, 11	0, 111)	28	45	29	34	ns		
GENERATE	11		63	36	55	ns		
	1	35	-	_	-			
CORRECT (Not Internal Control Mode)		_	45	_	_	ns		
DIAG MODE(Not Internal Control Me	ode)	50	78	59	75	ns		
PASSTHRU(Not Internal Control M		36	44	29	46	กร		
CODE ID		61	90	60	80	ns		
LEIN From latched to transparent	1	39	72	39	59	ns		
LEOUT From latched to transparent	ſ	_	31	_	_	ns		
LEDIAG From latched to transparent	ſ	45	78	45	65	ns		
Internal Control Mode: LEDIAG From latched to transparent	1	67	96	66	86	ns		
Internal Control Mode: DATA0-15 Via Diagnostic Latch		67	96	66	86	ns		

### NOTE:

2585 tbl 62

From Input		To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA0-15	\ \ <b>\</b>	LEIN	6	. 7	ns
CBo-s (not applic. to CODE ID = 11)	1	·	5	6	ns
DATA015		LEOUT	44	5	ns
CB0-7 (CODE ID = 000, 011)	1		35	0	ns
CB0-7 (CODE ID = 010, 100, 101, 110, 111)			27	0	ns
CORRECT			26	1	ns
DIAG MODE			69	0	ns
PASSTHRU	\ \		26	0 .	ns
CODE ID1,0	_ \		81	0	ns
LEIN	/ \		51	5	ns
DATA0-15		LEDIAG	6	8	ns

# MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with

CL = 50pF	and	corre	ated	to	CL =	5pF.
-----------	-----	-------	------	----	------	------

				Enable	Disable	
From Input	Enable	Disable	To Output	Max.	Max.	Unit
OE Byteo, 1	•	5	<b>DAT</b> 015	30	30	ns
OEsc	ì	1	SC0-7	30	30	ns
	L			<del></del>		2595 tbl 64

MINIMUM PULSE WIDTHS		Min.	2595 tbl 64
LEIN, LEOUT, LEDIAG	(Positive-going pulse)	15	ns
			2595 tbl 65

<sup>1.</sup> DATAin to corrected DATAout measurement requires timing as shown below.

# **IDT 39C60 AC ELECTRICAL CHARACTERISTICS**

Guaranteed Military Range Performance: Temperature range:  $-55^{\circ}$ C to  $+125^{\circ}$ C; Vcc = 5.0V  $\pm$  10% The inputs switch between 0V to 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

		To Output					
From Input		SC0-6	DATA0-15	ERROR	MULT ERROR	Unit	
DATA0-15		35	73 <sup>(1)</sup>	36	56	ns	
CB0-6 (CODE ID = 000, 011)		30	61	31	50	ns	
CBo-6 (CODE ID = 010, 100,101, 110, 111)		30	50	31	37	ns	
GENERATE	~	38	63 —	36 —	55 —	ns	
CORRECT (Not Internal Control Mode)		_	49	_	_	ns	
DIAG MODE(Not Internal Control Mode)		58	89	65	90	ns	
PASSTHRU(Not Internal Control Mode)		39	51	34	54	ns	
CODE ID		69	100	68	90	ns	
LEIN From latched to transparent	1	44	82	43	66	ns	
LEOUT From latched to transparent	f	_	33	_	_	ns	
LEDIAG From latched to transparent	ſ	50	88	49	72	ns	
Internal Control Mode: LEDIAG From latched to transparent	f	75	106	74	96	ns	
Internal Control Mode: DATA0-15 Via Diagnostic Latch		75	106	74	96	ns	

NOTE:

1. DATAIN to corrected DATAOUT measurement requires timing as shown below.

2595 tbl 66

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES


From Input		To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA015		LEIN	7	7	ns
CB0-6 (not applic. to CODE ID = 11)	٦.		5	7	ns
DATA0-15	٦.	LEout	50	5	ns
CB0-7 (CODE ID = 000, 011)	•		38	0	ns
CB0-7 (CODE ID = 010, 100, 101, 110, 111)	_		30	0	ns
CORRECT	<u> </u>		28	1	ns
DIAG MODE	_ ₹		84	0	ns
PASSTHRU	1		30	0	ns
CODE ID1, 0			89	0	ns
LEin 9			59	5	ns
DATA0-15		LEDIAG	7	9	ns

# MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pE and correlated to CL = 5pF.

From Input	Enable	Disable	To Output	Enable Max.	Disable Max.	Unit
OE Byteo, 1	Ž	<i>f</i>	DAT0-15	35	35	ns
OEsc	•	<i>f</i>	SC0-7	35	35	ns
IINIMUM PULSE WIDTH	IS				Min.	2595 tbl
LEIN, LEOUT, LEDIAG		$\overline{\Lambda}$	(Positive-going pulse)		15	ns

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES



16-BIT CMOS DETECTION AND CORRECTION UNIT

#### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 12
	2595 tbl 70

Test	Switch
Disable Low Enable Low	Closed
All Other Outputs	Open
· · · <del> · ·</del>	2595 tbl

# IDT39C60 INPUT/OUTPUT INTERFACE CIRCUIT




Figure 10. Input Structure (All Inputs)





Figure 11. Output Structure

# **TEST CIRCUIT LOAD**



#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance

RL = Termination resistance: should be equal to Zout of the Pulse Generator

Figure 12.