Integrated Device Technology, Inc.

16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT

IDT 39C60
IDT 39C60-1
IDT 39C60A
IDT 39C60B

T-45-17

MICROSLICE™ PRODUCT

FEATURES:

- Low power CEMOS™
  - Military: 100mA (max.)
  - Commercial: 85mA (max.)
- Fast
  - Data in to error detect
    IDT39C60A: 20ns (max.), IDT39C60B: 16ns (max.)
    IDT39C60-1: 25ns (max.)
    IDT39C60: 32ns (max.)
  - Data in to corrected data out
    IDT39C60A: 30ns (max.), IDT39C60B: 25ns (max.)
    IDT39C60-1: 52ns (max.)
    IDT39C60: 65ns (max.)
- Improves system memory reliability
  - Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
  - Data words up to 64 bits
- Built-in diagnostics
  - Capable of verifying proper EDC operation via software control
- Simplified byte operations
  - Fast byte writes possible with separate byte enables
- Available in 48-pin DIP, 52-pin PLCC and LCC
- Pin-compatible to all versions of the 2960
- Military product available compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-88613 available for this function

DESCRIPTION:

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate check bits on a 16-bit data field according to a modified Hamming Code and correct the data word when check bits are supplied. When performing a read operation from memory, the IDT39C60s will correct 100% of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32-bit systems use 7 check bits and 64-bit systems use 8 check bits. For all three configurations, the error syndrome is made available.

All parts incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS, a CMOS technology designed for high-performance and high-reliability. The devices are packaged in either 48-pin DIPs and 52-pin PLCC and LCCs.

Military grade product is manufactured in compliance to the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

INTEGRATED DEVICE T-45-17

PIN CONFIGURATION



DIP
TOP VIEW
(600 mil x 100 mil CENTERS)



PLCC/LCC
TOP VIEW
(750 mil x 750 mil)

8

INTEGRATED DEVICE T-45-17

PIN DESCRIPTIONS

PIN NAME	I/O	DESCRIPTION
$DATA_{0-15}$	I/O	16 bidirectional data lines. They provide input to the Data Input Latch and receive output from the Data Output Latch. $DATA_0$ is the least significant bit; $DATA_{15}$ the most significant.
CB_{0-6}	I	Seven check bit input lines. The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations.
LE_{IN}	I	Latch Enable – Data Input Latch. Controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.
$\overline{GENERATE}$	I	Generate Check Bits Input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH, the EDC is in the Detect mode or Correct mode. In the Generate mode, the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct mode, single-bit errors are also automatically corrected – corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error.
SC_{0-6}	O	Syndrome/Check Bit outputs. These seven lines hold the check/partial check bits when the EDC is in Generate mode and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct modes. These are 3-state outputs.
$\overline{OE}_{SO}$	I	Output Enable – Syndrome/Check Bits. When LOW, the 3-state output lines SC_{0-6} are enabled. When HIGH, the SC outputs are in the high impedance state.
$\overline{ERROR}$	O	Error Detected output. When the EDC is in Detect or Correct mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, $\overline{ERROR}$ is forced HIGH. (In a 64-bit configuration, $\overline{ERROR}$ must be implemented externally.)
$\overline{MULT\ ERROR}$	O	Multiple Errors Detected output. When the EDC is in Detect or Correct mode this output, if LOW, indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, $\overline{MULT\ ERROR}$ is forced HIGH. (In a 64-bit configuration, $\overline{MULT\ ERROR}$ must be implemented externally.)
CORRECT	I	Correct Input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction.
LE_{OUT}	I	Latch Enable – Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode.
$\overline{OE}$ $BYTE_0$ $\overline{OE}$ $BYTE_1$	I	Output Enable – Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch and, when HIGH, these lines force the Data Output into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output at a time.
PASS THRU	I	Pass Thru Input. This line, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SC_{0-6}) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.
DIAG $MODE_{0-1}$	I	Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDC.
CODE ID_{0-2}	I	Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16, 32, and 64 bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID_2, ID_1, ID_0) is also used to instruct the EDC that the signals CODE ID_{0-2}, DIAG $MODE_{0-1}$, CORRECT and PASSTHRU are to be taken from the diagnostic latch rather than the control lines.
LE DIAG	I	Latch Enable – Diagnostic Latch. The Diagnostic Latch follows the 16-bit data on the input lines when HIGH. When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID_{0-2}, DIAG $MODE_{0-1}$, CORRECT and PASSTHRU.

PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- Check Bit Input Latch
- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic
- Error Correction Logic
- Control Logic

DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LE_{IN}, Latch Enable Input, controls the Data Input Latch which can load 16 bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LE_{DIAG}, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostic modes.

The Data Output Latch is split into 2 bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LE_{OUT}). The PASSTHRU control input determines which data is loaded.

CHECK BIT GENERATION LOGIC

This block of combinational logic generates 7 check bits using a modified Hamming code from the 16 bits of data input from the Data Input Latch.

SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the $\overline{\text{ERROR}}$ and $\overline{\text{MULT ERROR}}$ outputs. If one or more errors are detected, $\overline{\text{ERROR}}$ goes low. If two or more errors are detected, both $\overline{\text{ERROR}}$ and $\overline{\text{MULT ERROR}}$ go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LE_{OUT} control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

CONTROL LOGIC

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

DETAILED PRODUCT DESCRIPTION

The IDT39C60 EDC Unit contains the logic necessary to generate check bits on a 16-bit data input according to a modified Hamming code. The EDC can compare internally generated check bits against those read with the 16-bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16-bit data words (6 check bits), 32-bit data words (7 check bits) or 64-bit data words (8 check bits).

CODE AND BYTE SELECTION

The 3 code identification pins, ID_{2-0}, are used to determine the data word size from 16, 32 or 64 bits and the byte position of each 16-bit IDT39C60 EDC device.

Code 16/22 refers to a 16-bit data field with 6 check bits.

Code 32/39 refers to a 32-bit data field with 7 check bits.

Code 64/72 refers to a 64-bit data field with 8 check bits.

The ID_{2-0} of 001 is used to place the device in the Internal Control mode as described later in this section.

Table 1 defines all possible identification codes.

CHECK AND SYNDROME BITS

The IDT39C60 provides either check bits or syndrome bits on the three-state output pins SC_{0-6}. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit in error or that a double error was detected. Some triple bit errors are also detected. The check bits are labeled:

C_0, C_1, C_2, C_3, C_4	for the 8-bit configuration
$C_0, C_1, C_2, C_3, C_4, C_5$	for the 16-bit configuration
$C_0, C_1, C_2, C_3, C_4, C_5, C_6$	for the 32-bit configuration
$C_0, C_1, C_2, C_3, C_4, C_5, C_6, C_7$	for the 64-bit configuration

Syndrome bits are similarly labeled S_0 through S_7.

CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG $MODE_{1-0}$, define 4 basic areas of operation, with $\overline{\text{GENERATE}}$, CORRECT and PASSTHRU, further dividing operation into 8 functions with the ID_{2-0} defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs SC_{0-6}. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs $\overline{\text{ERROR}}$ and $\overline{\text{MULT ERROR}}$. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs SC_{0-6}. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

Correct mode is similar to the Detect mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.

The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero and made available as input to the Data Out Latch.

The Internal mode disables the external control pins DIAG $MODE_{1-0}$, CORRECT, PASSTHRU and CODE ID to be defined by the Diagnostic Latch. When in the Internal control mode, the data loaded into the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

T-45-17

TABLE 1.
HAMMING CODE AND SLICE IDENTIFICATION

CODE ID_2	CODE ID_1	CODE ID_0	HAMMING CODE AND SLICE SELECTED
0	0	0	Code 16/22
0	0	1	Internal Control Mode
0	1	0	Code 32/39, Bytes 0 and 1
0	1	1	Code 32/39, Bytes 2 and 3
1	0	0	Code 64/72, Bytes 0 and 1
1	0	1	Code 64/72, Bytes 2 and 3
1	1	0	Code 64/72, Bytes 4 and 5
1	1	1	Code 64/72, Bytes 6 and 7

TABLE 2.
DIAGNOSTIC MODE CONTROL

DIAG $MODE_1$	DIAG $MODE_0$	DIAGNOSTIC MODE SELECTED
0	0	**Non-diagnostic mode.** The EDC functions normally in all modes.
0	1	**Diagnostic Generate.** The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate mode. The EDC functions normally in the Detect or Correct modes.
1	0	**Diagnostic Detect/Correct.** In the Detect or Correct mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate mode.
1	1	**Initialize.** The outputs of the Data Input Latch are forced to zeroes and the check bits generated correspond to the all zero data. The latch is not reset, a functional difference from the Am2960.

TABLE 3.
IDT39C60 OPERATING MODES

OPERATING MODE	DM1	DM0	$\overline{GENERATE}$	CORRECT	PASS-THRU	DATA OUT LATCH (LE_{OUT} = HIGH)	SC_{0-6} ($\overline{OE}_{SC}$ = LOW)	$\overline{ERROR}$ / $\overline{MULT\ ERROR}$
Generate	0 1	0 0	0	X	0	–	Check Bits Generated from Data In Latch	High
Detect	0 0	0 1	1	0	0	Data In Latch	Syndrome Bits Data In/Check Bit Latch	Error Dep[1]
Correct	0 0	0 1	1	1	0	Data In Latch with Single Bit Correction	Syndrome Bits Data In/Check Bit Latch	Error Dep
PASSTHRU	0 0 1	0 1 0	X	X	1	Data In Latch	Check Bit Latch	High
Diagnostic Generate	0	1	0	X	0	–	Check Bits from Diagnostic Latch	High
Diagnostic Detect	1	0	1	0	0	Data In Latch	Syndrome Bits Data In/Diagnostic Latch	Error Dep
Diagnostic Correct	1	0	1	1	0	Data In Latch with Single Bit Correction	Syndrome Bits Data In/Diagnostic Latch	Error Dep
Initialization Mode	1	1	X	X	X	Data In Latch Set to 0000	Check Bits Generated from Data In Latch (0000)	–
Internal Mode	ID_{2-0} = 001 (Control Signals ID_{2-0}, DIAG $MODE_{1-0}$, CORRECT and PASSTHRU are taken from the Diagnostic Latch)							

NOTE:
1. ERROR DEP (Error Dependent): $\overline{ERROR}$ will be low for single or multiple errors, with $\overline{MULT\ ERROR}$ low for double or multiple errors. Both signals are high for no errors.

T-45-17

16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.

A single IDT39C60 EDC Unit, connected as shown in Figure 2, provides all logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code 16/22 indicated 6 check bits are required. The CB_6 pin is, therefore, a "Don't Care" and ID_2, ID_1, ID_0 = 000.



USES MODIFIED HAMMING CODE 16/22
16 DATA BITS WITH 6 CHECK BITS

Figure 1. 16-Bit Data Format



Figure 2. 16-Bit Configuration

Table 3 describes the operating modes available. The output pin SC_6, is forced high for either syndrome or check bits since only 6 check bits are used for the 16/22 code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit C0 is the Exclusive-OR function or the 8 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate mode.

TABLE 4. 16-BIT MODIFIED HAMMING CODE – CHECK BIT ENCODE CHART[1]

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
C_0	Even (XOR)		X	X	X		X			X	X		X			X	
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X

NOTE:
1. The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six syndrome bits to indicate the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SC_{0-5} outputs. The Internal mode substitutes the indicated bit position for the external control signals.

T-45-17

TABLE 5.
SYNDROME DECODE TO BIT-IN-ERROR (16-BIT CONFIGURATION)

					HEX	0	1	2	3
	SYNDROME BITS				S_5 S_4	0 0	0 1	1 0	1 1
HEX	S_3	S_2	S_1	S_0					
0	0	0	0	0		*	C4	C5	T
1	0	0	0	1		C0	T	T	14
2	0	0	1	0		C1	T	T	M
3	0	0	1	1		T	2	8	T
4	0	1	0	0		C2	T	T	15
5	0	1	0	1		T	4	10	T
6	0	1	1	0		T	3	9	T
7	0	1	1	1		M	T	T	M
8	1	0	0	0		C3	T	T	M
9	1	0	0	1		T	5	11	T
A	1	0	1	0		T	6	12	T
B	1	0	1	1		1	T	T	M
C	1	1	0	0		T	7	13	T
D	1	1	0	1		0	T	T	M
E	1	1	1	0		M	T	T	M
F	1	1	1	1		T	M	M	T

NOTES:
* = No errors detected
# = The number of the single bit-in-error
T = Two errors detected
M = Three or more errors detected

TABLE 6.
DIAGNOSTIC LATCH LOADING – 16-BIT FORMAT

DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit_0
1	Diagnostic Check Bit_1
2	Diagnostic Check Bit_2
3	Diagnostic Check Bit_3
4	Diagnostic Check Bit_4
5	Diagnostic Check Bit_5
6, 7	Don't Care
8	CODE ID_0
9	CODE ID_1
10	CODE ID_2
11	DIAG $MODE_0$
12	DIAG $MODE_1$
13	CORRECT
14	PASS THRU
15	Don't Care



Figure 3. 8-Bit Configuration

T-45-17

32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC Units, connected as shown in Figure 5, provide all logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code 32/39 indicates 7 check bits are required. Table 1 gives the ID_2, ID_1, ID_0 values needed for distinguishing the byte 0/1 from byte 2/3. Valid syndrome, check bits and the $\overline{ERROR}$ and $\overline{MULT\ ERROR}$ signal come from the byte 2/3 unit. Control signals not indicated are connected to both units in parallel. The $\overline{OE}_{SC}$ always enables the SC_{0-6} outputs of byte 0/1, but must be used to select data check bits or syndrome bits fed back from the byte 2/3 for data correction modes.

Data In bits 0 through 15 are connected to the same numbered inputs of the byte 0/1 EDC unit, while Data In bits 16 through 31 are connected to byte 2/3 Data Inputs 0 to 15, respectively.

Figure 4 indicates the 39-bit data format of 4 bytes of data and 7 check bits. Check bits are input to the byte 0/1 unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32-bit configuration requires a feedback of syndrome bits from byte 2/3 into the byte 1/0 unit. The MUX shown on the functional block diagram is used to select the CB_{0-6} pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, S_n is the XOR of check bits C_n from those read with those generated. Table 7 indicates the decoding of the 7 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SC_{0-6} outputs. The internal mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the Data Bits participating in the check bit generation. For example, check bit C_0 is the Exclusive-OR function of the 16 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate mode.

TABLE 7. SYNDROME DECODE TO BIT-IN-ERROR (32-BIT)

					HEX	0	1	2	3	4	5	6	7
	SYNDROME BITS				S_6	0	0	0	0	1	1	1	1
					S_5	0	0	1	1	0	0	1	1
					S_4	0	1	0	1	0	1	0	1
HEX	S_3	S_2	S_1	S_0									
0	0	0	0	0		*	C4	C5	T	C6	T	T	30
1	0	0	0	1		C0	T	T	14	T	M	M	T
2	0	0	1	0		C1	T	T	M	T	2	24	T
3	0	0	1	1		T	18	8	T	M	T	T	M
4	0	1	0	0		C2	T	T	15	T	3	25	T
5	0	1	0	1		T	19	9	T	M	T	T	31
6	0	1	1	0		T	20	10	T	M	T	T	M
7	0	1	1	1		M	T	T	M	T	4	26	M
8	1	0	0	0		C3	T	T	M	T	5	27	T
9	1	0	0	1		T	21	11	T	M	T	T	M
A	1	0	1	0		T	22	12	T	1	T	T	M
B	1	0	1	1		17	T	T	M	T	6	28	T
C	1	1	0	0		T	23	13	T	M	T	T	M
D	1	1	0	1		M	T	T	M	T	7	29	T
E	1	1	1	0		16	T	T	M	T	M	M	T
F	1	1	1	1		T	M	M	T	0	T	T	M

NOTES:
* = No errors detected
Number = The number of the single bit-in-error
T = Two errors detected
M = Three or more errors detected

8

TABLE 8. KEY AC CALCULATIONS FOR THE 32-BIT CONFIGURATION

32-BIT PROPAGATION DELAY		COMPONENT DELAY FROM IDT39C60 AC SPECIFICATIONS
FROM	TO	
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	Corrected DATA Out	(DATA to SC) + (CB to SC, Code ID 011) + (CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	$\overline{ERROR}$ for 32 Bits	(DATA to SC) + (CB to $\overline{ERROR}$, CODE ID 011)
DATA	$\overline{MULT\ ERROR}$ for 32 Bits	(DATA to SC) + (CB to $\overline{MULT\ ERROR}$, CODE ID 011)



USES MODIFIED HAMMING CODE 32/39
32 DATA BITS WITH 7 CHECK BITS

Figure 4. 32-Bit Data Format

T-45-17



Figure 5. 32-Bit Configuration

TABLE 9. DIAGNOSTIC LATCH LOADING – 32-BIT FORMAT

DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit_0
1	Diagnostic Check Bit_1
2	Diagnostic Check Bit_2
3	Diagnostic Check Bit_3
4	Diagnostic Check Bit_4
5	Diagnostic Check Bit_5
6	Diagnostic Check Bit_6
7	Don't Care
8	Slice 0/1 – CODE ID_0
9	Slice 0/1 – CODE ID_1
10	Slice 0/1 – CODE ID_2
11	Slice 0/1 – DIAG $MODE_0$
12	Slice 0/1 – DIAG $MODE_1$
13	Slice 0/1 – CORRECT
14	Slice 0/1 – PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 – CODE ID_0
25	Slice 2/3 – CODE ID_1
26	Slice 2/3 – CODE ID_2
27	Slice 2/3 – DIAG $MODE_0$
28	Slice 2/3 – DIAG $MODE_1$
29	Slice 2/3 – CORRECT
30	Slice 2/3 – PASS THRU
31	Don't Care

TABLE 10. 32-BIT MODIFIED HAMMING CODE – CHECK BIT ENCODE CHART

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
C_0	Even (XOR)	X				X		X	X	X	X		X			X	
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)	X	X	X	X	X	X	X	X								

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
C_0	Even (XOR)		X	X	X		X					X		X	X		X
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)									X	X	X	X	X	X	X	X

64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC Units connected with the MSI gates, as shown in Figure 6, provide the logic needed for single bit error correction and double bit error detection of a 64-bit data field. The identification code 64/72 is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the CB_{0-6} inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.

The $\overline{\text{ERROR}}$ signal is low for one or more errors detected. From any of the 4 devices, $\overline{\text{MULT ERROR}}$ is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.

Figure 6 indicates the 72-bit data format of eight bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the CB_{0-6} pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, S_n is the XOR of check bits C_n from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit in error for a single bit error or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the Exclusive-OR gates and the 3-state buffer must be included.

Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit C_0 is the Exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. In the PASSTHRU mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs labeled C_0 to C_7.

Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SC_{0-6} outputs. The internal control mode substitutes the indicated bit position for the external control signals.



Figure 6. 64-Bit Data Format

8

TABLE 11. SYNDROME DECODE TO BIT-IN-ERROR (64-BIT CONFIGURATION)

		HEX	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
	SYNDROME BITS	S_7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
		S_6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
		S_5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
		S_4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
HEX	S_3 S_2 S_1 S_0																	
0	0 0 0 0		*	C4	C5	T	C6	T	T	62	C7	T	T	46	T	M	M	T
1	0 0 0 1		C0	T	T	14	T	M	M	T	T	M	M	T	M	T	T	30
2	0 0 1 0		C1	T	T	M	T	34	56	T	T	50	40	T	M	T	T	M
3	0 0 1 1		T	18	8	T	M	T	T	M	M	T	T	M	T	2	24	T
4	0 1 0 0		C2	T	T	15	T	35	57	T	T	51	41	T	M	T	T	31
5	0 1 0 1		T	19	9	T	M	T	T	63	M	T	T	47	T	3	25	T
6	0 1 1 0		T	20	10	T	M	T	T	M	M	T	T	M	T	4	26	T
7	0 1 1 1		M	T	T	M	T	36	58	T	T	52	42	T	M	T	T	M
8	1 0 0 0		C3	T	T	M	T	37	59	T	T	53	43	T	M	T	T	M
9	1 0 0 1		T	21	11	T	M	T	T	M	M	T	T	M	T	5	27	T
A	1 0 1 0		T	22	12	T	33	T	T	M	49	T	T	M	T	6	28	T
B	1 0 1 1		17	T	T	M	T	38	60	T	T	54	44	T	1	T	T	M
C	1 1 0 0		T	23	13	T	M	T	T	M	M	T	T	M	T	7	29	T
D	1 1 0 1		M	T	T	M	T	39	61	T	T	55	45	T	M	T	T	M
E	1 1 1 0		16	T	T	M	T	M	M	T	T	M	M	T	0	T	T	M
F	1 1 1 1		T	M	M	T	32	T	T	M	48	T	T	M	T	M	M	T

NOTE:
* = No errors detected, T = Two errors detected, Number = The number of the single bit-in-error, M = Three or more errors detected

T-45-17



NOTES:
1. In PASSTHRU mode the contents of the Check Latch appear on the XOR outputs inverted.
2. In Diagnostic Generate mode the contents of the Diagnostic Latch appear on the XOR outputs inverted.

Figure 7. 64-Bit Configuration

TABLE 12. KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

64-BIT PROPAGATION DELAY		COMPONENT DELAY FROM IDT39C60 AC SPECIFICATIONS
FROM	TO	
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA	Corrected DATA Out	(DATA to SC) + (XOR Delay) + (Buffer DELAY) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	$\overline{\text{ERROR}}$ for 64-Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	$\overline{\text{MULT ERROR}}$ for 64-Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to $\overline{\text{MULT ERROR}}$, CODE ID 1xx)
DATA	DOUBLE ERROR for 64-Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

T-45-17

TABLE 13. 64-BIT MODIFIED HAMMING CODE – CHECK BIT ENCODE CHART (1)

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
C_0	Even (XOR)		X	X	X		X			X	X		X			X	
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)	X	X	X	X	X	X	X	X								
C_7	Even (XOR)	X	X	X	X	X	X	X	X								

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
C_0	Even (XOR)		X	X	X		X			X	X		X			X	
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)									X	X	X	X	X	X	X	X
C_7	Even (XOR)									X	X	X	X	X	X	X	X

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
C_0	Even (XOR)	X				X		X	X			X		X	X		X
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)	X	X	X	X	X	X	X	X								
C_7	Even (XOR)									X	X	X	X	X	X	X	X

GENERATED CHECK BITS	PARITY	PARTICIPATING DATA BITS															
		48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
C_0	Even (XOR)	X				X		X	X			X		X	X		X
C_1	Even (XOR)	X	X	X		X		X		X		X		X			
C_2	Odd (XNOR)	X			X	X			X		X	X			X		X
C_3	Odd (XNOR)	X	X				X	X	X				X	X	X		
C_4	Even (XOR)			X	X	X	X	X	X							X	X
C_5	Even (XOR)									X	X	X	X	X	X	X	X
C_6	Even (XOR)									X	X	X	X	X	X	X	X
C_7	Even (XOR)	X	X	X	X	X	X	X	X								

NOTE:

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

8

T-45-17

TABLE 14.
DIAGNOSTIC LATCH LOADING – 64-BIT FORMAT

DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit$_0$
1	Diagnostic Check Bit$_1$
2	Diagnostic Check Bit$_2$
3	Diagnostic Check Bit$_3$
4	Diagnostic Check Bit$_4$
5	Diagnostic Check Bit$_5$
6, 7	Don't Care
8	Slice 0/1 – CODE ID$_0$
9	Slice 0/1 – CODE ID$_1$
10	Slice 0/1 – CODE ID$_2$
11	Slice 0/1 – DIAG MODE$_0$
12	Slice 0/1 – DIAG MODE$_1$
13	Slice 0/1 – CORRECT
14	Slice 0/1 – PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 – CODE ID$_0$
25	Slice 2/3 – CODE ID$_1$
26	Slice 2/3 – CODE ID$_2$
27	Slice 2/3 – DIAG MODE$_0$
28	Slice 2/3 – DIAG MODE$_1$
29	Slice 2/3 – CORRECT
30	Slice 2/3 – PASSTHRU

DATA BIT	INTERNAL FUNCTION
31	Don't Care
32-37	Don't Care
38	Diagnostic Check Bit$_6$
39	Don't Care
40	Slice 4/5 – CODE ID$_0$
41	Slice 4/5 – CODE ID$_1$
42	Slice 4/5 – CODE ID$_2$
43	Slice 4/5 – DIAG MODE$_0$
44	Slice 4/5 – DIAG MODE$_1$
45	Slice 4/5 – CORRECT
46	Slice 4/5 – PASSTHRU
47	Don't Care
48-54	Don't Care
55	Diagnostic Check Bit$_7$
56	Slice 6/7 – CODE ID$_0$
57	Slice 6/7 – CODE ID$_1$
58	Slice 6/7 – CODE ID$_2$
59	Slice 6/7 – DIAG MODE$_0$
60	Slice 6/7 – DIAG MODE$_1$
61	Slice 6/7 – CORRECT
62	Slice 6/7 – PASSTHRU
63	Don't Care

Some multiple errors will cause a data bit to be inverted. For example, in the 16-bit mode where bits 8 and 13 are in error, the syndrome 111100 ($S_0, S_1, S_2, S_3, S_4, S_5$) is produced. The bit-in-error decoder receives the syndrome 11100 (S_0, S_1, S_2, S_3, S_4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.



Figure 8. Inhibition of Data Modification

FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a function of the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

T-45-17

DEFINITIONS

D_I ← $DATA_I$ if LE_{IN} is HIGH or the output of bit I of the Data Input Latch if LE_{IN} is LOW
C_I ← CB_I if LE_{IN} is HIGH or the output of bit I of the Check Bit Latch if LE_{IN} is LOW
DL_I ← Output of bit I of the Diagnostic Latch
S_I ← Internally generated syndromes (same as outputs of SC_I if outputs enabled)
PA ← $D_0 \oplus D_1 \oplus D_2 \oplus D_4 \oplus D_6 \oplus D_8 \oplus D_{10} \oplus D_{12}$
PB ← $D_0 \oplus D_1 \oplus D_2 \oplus D_3 \oplus D_4 \oplus D_5 \oplus D_8 \oplus D_7$
PC ← $D_8 \oplus D_9 \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14}$
PD ← $D_0 \oplus D_3 \oplus D_4 \oplus D_7 \oplus D_9 \oplus D_{10} \oplus D_{13} \oplus D_{15}$
PE ← $D_0 \oplus D_1 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_{11} \oplus D_{12} \oplus D_{13}$
PF ← $D_2 \oplus D_3 \oplus D_4 \oplus D_5 \oplus D_6 \oplus D_{14} \oplus D_{15}$
PG_1 ← $D_1 \oplus D_4 \oplus D_6 \oplus D_7$
PG_2 ← $D_1 \oplus D_2 \oplus D_3 \oplus D_5$
PG_3 ← $D_8 \oplus D_9 \oplus D_{11} \oplus D_{14}$
PG_4 ← $D_{10} \oplus D_{12} \oplus D_{13} \oplus D_{15}$

Error Signals

$\overline{ERROR}$: ← $\overline{(S6 \cdot (ID_1 + ID_2))} \cdot \overline{S5} \cdot \overline{S4} \cdot \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0}$ + GENERATE + INITIALIZE + PASSTHRU

$\overline{MULT\ ERROR}$:

(16 and 32-Bit Modes) ← $\overline{((\overline{S6} \cdot ID_1) \oplus S5 \oplus S4 \oplus S3 \oplus S2 \oplus S1 \oplus S0)}$ (ERROR) + TOME + GENERATE + PASSTHRU + INITIALIZE

$\overline{MULT\ ERROR}$: (64-Bit Modes) ← TOME + GENERATE + PASSTHRU + INITIALIZE

TABLE 15. TOME (THREE OR MORE ERRORS)[1]

				HEX	0		1		2		3		4		5		6		7	
				S_6	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
			SYNDROME[2] BITS	S_5	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
				S_4	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
HEX		S_2	S_1	S_0	S_3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	8	0	0	0								1		1	1		1			1
1	9	0	0	1		1			1			1	1	1	1		1		1	1
2	A	0	1	0			1				1	1	1						1	1
3	B	0	1	1	1						1	1	1						1	1
4	C	1	0	0		1						1	1	1						1
5	D	1	0	1	1	1						1	1	1						1
6	E	1	1	0	1			1		1	1	1	1			1		1	1	
7	F	1	1	1	1			1		1	1	1	1			1		1	1	1

NOTES:

1. S6, S5, . . . S0 are internal syndromes except in Modes 010, 100, 101, 110, 111 (CODE ID_2, ID_1, ID_0). In these modes, the syndromes are input over the check bit lines. S6 ← C6, S5 ← C5, . . . S1 ← C1, S0 ← C0.
2. The S6 internal syndrome is always forced to 0 in CODE ID 000.

SC OUTPUTS

Tables 16, 17, 18, 19, 20 show how outputs SC_{0-6} are generated in each control mode for various CODE IDs (internal control mode not applicable).

TABLE 16. GENERATE MODE (Check Bits)

GENERATE MODE (CHECK BITS)	CODE ID_{2-0}						
	000	010	011	100	101	110	111
SC_0 ←	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_3$	$PG_2 \oplus PG_4 \oplus CB_0$	$PG_2 \oplus PG_3$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
SC_1 ←	PA	PA	$PA \oplus CB_1$	PA	PA	PA	PA
SC_2 ←	$\overline{PD}$	$\overline{PD}$	$PD \oplus CB_2$	$\overline{PD}$	PD	PD	PD
SC_3 ←	$\overline{PE}$	$\overline{PE}$	$PE \oplus CB_3$	$\overline{PE}$	PE	PE	PE
SC_4 ←	PF	PF	$PF \oplus CB_4$	PF	PF	PF	PF
SC_5 ←	PC	PC	$PC \oplus CB_5$	PC	PC	PC	PC
SC_6 ←	1	PB	$PC \oplus CB_6$	PB	PB	PB	PB

T-45-17

TABLE 17. DETECT AND CORRECT MODES (Syndromes)

DETECT AND CORRECT MODES (SYNDROMES)	CODE ID_{2-0}						
	000	010	011[1]	100	101	110	111
$SC_0 \leftarrow$	$PG_2 \oplus PG_3 \oplus C0$	$PG_1 \oplus PG_3 \oplus C0$	$PG_2 \oplus PG_4 \oplus CB_0$	$PG_2 \oplus PG_3 \oplus C0$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
$SC_1 \leftarrow$	$PA \oplus C1$	$PA \oplus C1$	$PA \oplus CB_1$	$PA \oplus C1$	PA	PA	PA
$SC_2 \leftarrow$	$\overline{PD} \oplus C2$	$\overline{PD} \oplus C2$	$PD \oplus CB_2$	$\overline{PD} \oplus C2$	PD	PD	PD
$SC_3 \leftarrow$	$\overline{PE} \oplus C3$	$\overline{PE} \oplus C3$	$PE \oplus CB_3$	$\overline{PE} \oplus C3$	PE	PE	PE
$SC_4 \leftarrow$	$PF \oplus C4$	$PF \oplus C4$	$PF \oplus CB_4$	$PF \oplus C4$	PF	PF	PF
$SC_5 \leftarrow$	$PC \oplus C5$	$PC \oplus C5$	$PC \oplus CB_5$	$PC \oplus C5$	PC	PC	PC
$SC_6 \leftarrow$	1	$PB \oplus C6$	$PC \oplus CB_6$	PB	PB	$PB \oplus C6$	$PB \oplus C6$

NOTE:
1. In CODE ID_{2-0} 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 18. DIAGNOSTIC DETECT AND CORRECT MODE

DIAGNOSTIC DETECT AND CORRECT MODE	CODE ID_{2-0}						
	000	010	011[1]	100	101	110	111
$SC_0 \leftarrow$	$PG_2 \oplus PG_3 \oplus DL_0$	$PG_1 \oplus PG_3 \oplus DL_0$	$PG_2 \oplus PG_4 \oplus CB_0$	$PG_2 \oplus PG_3 \oplus DL_0$	$PG_2 \oplus PG_3$	$PG_1 \oplus PG_4$	$PG_1 \oplus PG_4$
$SC_1 \leftarrow$	$PA \oplus DL_1$	$PA \oplus DL_1$	$PA \oplus CB_1$	$PA \oplus DL_1$	PA	PA	PA
$SC_2 \leftarrow$	$\overline{PD} \oplus DL_2$	$\overline{PD} \oplus DL_2$	$PD \oplus CB_2$	$\overline{PD} \oplus DL_2$	PD	PD	PD
$SC_3 \leftarrow$	$\overline{PE} \oplus DL_3$	$\overline{PE} \oplus DL_3$	$PE \oplus CB_3$	$\overline{PE} \oplus DL_3$	PE	PE	PE
$SC_4 \leftarrow$	$PF \oplus DL_4$	$PF \oplus DL_4$	$PF \oplus CB_4$	$PF \oplus DL_4$	PF	PF	PF
$SC_5 \leftarrow$	$PC \oplus DL_5$	$PC \oplus DL_5$	$PC \oplus CB_5$	$PC \oplus DL_5$	PC	PC	PC
$SC_6 \leftarrow$	1	$PB \oplus DL_6$	$PC \oplus CB_6$	PB	PB	$PB \oplus DL_6$	$PB \oplus DL_7$

NOTE:
1. In CODE ID_{2-0} 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 19. DIAGNOSTIC GENERATE MODE

DIAGNOSTIC GENERATE MODE	CODE ID_{2-0}						
	000	010	011[1]	100	101	110	111
$SC_0 \leftarrow$	DL_0	DL_0	CB_0	DL_0	1	1	1
$SC_1 \leftarrow$	DL_1	DL_1	CB_1	DL_1	1	1	1
$SC_2 \leftarrow$	DL_2	DL_2	CB_2	DL_2	1	1	1
$SC_3 \leftarrow$	DL_3	DL_3	CB_3	DL_3	1	1	1
$SC_4 \leftarrow$	DL_4	DL_4	CB_4	DL_4	1	1	1
$SC_5 \leftarrow$	DL_5	DL_5	CB_5	DL_5	1	1	1
$SC_6 \leftarrow$	1	DL_6	CB_6	1	1	DL_6	DL_7

NOTE:
1. In CODE ID_{2-0} 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

TABLE 20. PASSTHRU MODE

PASSTHRU MODE	CODE ID_{2-0}						
	000	010	011[1]	100	101	110	111
$SC_0 \leftarrow$	C_0	C_0	CB_0	C_0	1	1	1
$SC_1 \leftarrow$	C_1	C_1	CB_1	C_1	1	1	1
$SC_2 \leftarrow$	C_2	C_2	CB_2	C_2	1	1	1
$SC_3 \leftarrow$	C_3	C_3	CB_3	C_3	1	1	1
$SC_4 \leftarrow$	C_4	C_4	CB_4	C_4	1	1	1
$SC_5 \leftarrow$	C_5	C_5	CB_5	C_5	1	1	1
$SC_6 \leftarrow$	1	C_6	CB_6	1	1	C_6	C_6

NOTE:
1. In CODE ID_{2-0} 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

T-45-17

TABLE 21. CODE ID_{2-0} = 000 (1)

		S_5	0	0	0	0	1	1	1	1
		S_4	0	0	1	1	0	0	1	1
S_2	S_1	S_3	0	1	0	1	0	1	0	1
0	0		–	–	–	5	–	11	14	–
0	1		–	1	2	6	8	12	–	–
1	0		–	–	3	7	9	13	15	–
1	1		–	0	4	–	10	–	–	–

NOTE:
1. Unlisted S combinations are no correction.

TABLE 22. CODE ID_{2-0} = 010 (1)

		C_6	0	0	0	0	1	1	1	1
		C_5	1	1	1	1	0	0	0	0
		C_4	0	0	1	1	0	0	1	1
C_2	C_1	C_3	0	1	0	1	0	1	0	1
0	0		–	11	14	–	–	–	–	5
0	1		8	12	–	–	–	1	2	6
1	0		9	13	15	–	–	–	3	7
1	1		10	–	–	–	–	0	4	–

NOTE:
1. Unlisted C_n combinations are no correction.

TABLE 23. CODE ID_{2-0} = 011 (1)

		S_6	0	0	0	0	1	1	1	1
		S_5	0	0	0	0	1	1	1	1
		S_4	0	0	1	1	0	0	1	1
S_2	S_1	S_3	0	1	0	1	0	1	0	1
0	0		–	–	–	5	–	11	14	–
0	1		–	1	2	6	8	12	–	–
1	0		–	–	3	7	9	13	15	–
1	1		–	0	4	–	10	–	–	–

NOTE:
1. Unlisted S combinations are no correction.

TABLE 24. CODE ID_{2-0} = 100 (1)

		C_0	0	0	0	0	1	1	1	1
		C_6	0	0	1	1	0	0	1	1
		C_5	1	1	0	0	1	1	0	0
		C_4	0	0	1	1	0	0	1	1
C_2	C_1	C_3	0	1	0	1	0	1	0	1
0	0		–	11	14	–	–	–	–	5
0	1		8	12	–	–	–	1	2	6
1	0		9	13	15	–	–	–	3	7
1	1		10	–	–	–	–	0	4	–

NOTE:
1. Unlisted C_n combinations are no correction.

8

TABLE 25. CODE ID_{2-0} = 101 (1)

		C_0	0	0	0	0	1	1	1	1
		C_6	0	0	0	0	1	1	1	1
		C_5	0	0	0	0	1	1	1	1
		C_4	0	0	1	1	0	0	1	1
C_2	C_1	C_3	0	1	0	1	0	1	0	1
0	0		–	–	–	5	–	11	14	–
0	1		–	1	2	6	8	12	–	–
1	0		–	–	3	7	9	13	15	–
1	1		–	0	4	–	10	–	–	–

NOTE:
1. Unlisted C_n combinations are no correction.

TABLE 26. CODE ID_{2-0} = 110 (1)

		C_0	0	0	0	0	1	1	1	1
		C_6	1	1	1	1	0	0	0	0
		C_5	0	0	0	0	1	1	1	1
		C_4	0	0	1	1	0	0	1	1
C_2	C_1	C_3	0	1	0	1	0	1	0	1
0	0		–	–	–	5	–	11	14	–
0	1		–	1	2	6	8	12	–	–
1	0		–	–	3	7	9	13	15	–
1	1		–	0	4	–	10	–	–	–

NOTE:
1. Unlisted C_n combinations are no correction.

TABLE 27. CODE ID_{2-0} = 111 (1)

		C_0	0	0	0	1	1	1	1
		C_6	1	1	1	0	0	0	0
		C_5	1	1	1	0	0	0	0
		C_4	0	0	1	0	0	1	1
C_2	C_1	C_3	0	1	0	1	0	1	1
0	0		–	11	14	–	–	–	–	5
0	1		8	12	–	–	–	1	2	6
1	0		9	13	15	–	–	–	3	7
1	1		10	–	–	–	–	0	4	–

NOTE:
1. Unlisted C_n combinations are no correction.

T-45-17

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I_{OUT}	DC Output Current	30	30	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	UNIT
C_{IN}	Input Capacitance	V_{IN} = 0V	5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

T_A = 0°C to +70°C V_{CC} = 5.0V ± 5% (Commercial)
T_A = -55°C to +125°C V_{CC} = 5.0V ± 10% (Military)
V_{LC} = 0.2V
V_{HC} = V_{CC} - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS (1)		MIN.	TYP.(2)	MAX.	UNIT
V_{IH}	Input HIGH Level	Guaranteed Logic High Level (4)		2.0	–	–	V
V_{IL}	Input LOW Level	Guaranteed Logic Low Level (4)		–	–	0.8	V
I_{IH}	Input HIGH Current	V_{CC} = Max., V_{IN} = V_{CC}		–	0.1	5	µA
I_{IL}	Input LOW Current	V_{CC} = Max., V_{IN} = GND		–	-0.1	-5	µA
V_{OH}	Output HIGH Voltage	V_{CC} = Min., V_{IN} = V_{IH} or V_{IL}	I_{OH} = -300µA	V_{HC}	V_{CC}	–	V
			I_{OH} = -6mA MIL.	2.4	4.3	–	
			I_{OH} = -6mA COM'L.	2.4	4.3	–	
V_{OL}	Output LOW Voltage	V_{CC} = Min., V_{IN} = V_{IH} or V_{IL}	I_{OL} = 300µA	–	GND	V_{LC}	V
			I_{OL} = 8mA MIL.	–	0.3	0.5	
			I_{OL} = 8mA COM'L.	–	0.3	0.5	
I_{OZ}	Off State (High Impedance) Output Current	V_{CC} = Max.	V_O = 0V	–	-0.1	-10	µA
			V_O = V_{CC} (max.)	–	0.1	10	
I_{OS}	Output Short Circuit Current	V_{CC} = Min., V_{OUT} = 0V (3)		-20	–	–	mA

NOTES:

1. For conditions shown as max. or min. use appropriate value specified under DC Electrical Characteristics.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment. Guaranteed by design.

T-45-17

DC ELECTRICAL CHARACTERISTICS (Cont'd)

T_A = 0°C to +70°C
T_A = -55°C to +125°C
V_{LC} = 0.2V
$V_{HC} = V_{CC} - 0.2V$

V_{CC} = 5.0V ± 5% (Commercial)
V_{CC} = 5.0V ± 10% (Military)

SYMBOL	PARAMETER	TEST CONDITIONS [1]		MIN.	TYP.[2]	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current (CMOS Inputs)	V_{CC} = Max. $V_{HC} \le V_{IN}$, $V_{IN} \le V_{LC}$ f_{OP} = 0		–	3.0	5.0	mA
I_{CCT}	Quiescent Input Power Supply [5] Current (per Input @ TTL High)	V_{CC} = Max., V_{IN} = 3.4V, f_{OP} = 0		–	0.3	0.5	mA/Input
I_{CCD}	Dynamic Power Supply Current	V_{CC} = Max., $V_{HC} \le V_{IN}$, $V_{IN} \le V_{LC}$ Outputs Open, $\overline{OE}$ = L	MIL.	–	5.0	8.5	mA/MHz
			COM'L.	–	5.0	7.0	
I_{CC}	Total Power Supply Current [6]	V_{CC} = Max., f_{OP} = 10MHz Outputs Open, $\overline{OE}$ = L 50% Duty Cycle $V_{HC} \le V_{IN}$, $V_{IN} \le V_{LC}$	MIL.	–	53	90	mA
			COM'L.	–	53	75	
		V_{CC} = Max., f_{OP} = 10MHz Outputs Open, $\overline{OE}$ = L 50% Duty Cycle V_{IN} = 3.4V, V_{IN} = 0.4V	MIL.	–	60	100	
			COM'L.	–	60	85	

NOTES:

5. I_{CCT} is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out I_{CCQ}, then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

$$I_{CC} = I_{CCQ} + I_{CCT} (N_T \times D_H) + I_{CCD} (f_{OP})$$

D_H = Data duty cycle TTL high period (V_{IN} = 3.4V)
N_T = Number of dynamic inputs driven at TTL levels
f_{OP} = Operating frequency

8

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $V_{IL} \le 0V$ and $V_{IH} \ge 3V$ for AC tests.

T-45-17

IDT39C60 INPUT/OUTPUT INTERFACE CIRCUITRY



Figure 10. Input Structure (All Inputs)



Figure 11. Output Structure

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 12

TEST LOAD CIRCUITS



TEST	SWITCH
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS

C_L = Load capacitance: includes jig and probe capacitance

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator

T-45-17

IDT39C60B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60B over the commercial operating range of 0°C to +70°C, with V_{CC} from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	ERROR	MULT ERROR
$DATA_{0-15}$	18	25(1)	18	20
CB_{0-6} (CODE ID_{2-0} 000, 011)	12	22	17	20
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	12	16	17	20
GENERATE	13	22	12	16
CORRECT (Not Internal Control Mode)	–	17		–
DIAG MODE (Not Internal Control Mode)	20	22	16	19
PASSTHRU (Not Internal Control Mode)	20	22	16	19
CODE ID_{2-0}	20	22	22	24
LE_{IN} (From latched to transparent)	20	28	20	22
LE_{OUT} (From latched to transparent)	–	11	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	20	28	20	22
Internal Control Mode: LE_{DIAG} (From latched to transparent)	24	33	24	27
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	24	33	24	27

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	5	3
CB_{0-6}	LE_{IN}	5	3
$DATA_{0-15}$	LE_{OUT}	24	2
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	21	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	21	0
GENERATE	LE_{OUT}	26	0
CORRECT	LE_{OUT}	22	0
DIAG MODE	LE_{OUT}	22	0
PASSTHRU	LE_{OUT}	22	0
$CODE\ ID_{2-0}$	LE_{OUT}	25	0
LE_{IN}	LE_{OUT}	28	0
$DATA_{0-15}$	LE_{DIAG}	5	3

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE\ BYTE_0}$, $\overline{OE\ BYTE_1}$	$DATA_{0-15}$	21	18
$\overline{OE_{SC}}$	SC_{0-6}	21	18

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	11

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 51ns (fmax = 19.6MHz)

IDT39C60B COMMERCIAL—$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM TO	MIN./ MAX.
OEbyte = High to DATA out Disabled	Max.
OEbyte = Low to DATA out Enabled	Max.
DATA in to Corrected DATA out	Max.
DATA in Set-up to LE in = Low	Min.
DATA in Hold to LE in = Low	Min.
LE in = High to DATA out	Max.
* = (Memory/System dependent)	

8

T-45-17

IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the commercial operating range of 0°C to +70°C, with V_{CC} from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	$\overline{ERROR}$	$\overline{MULT\ ERROR}$
$DATA_{0-15}$	20	30(1)	20	23
CB_{0-6} (CODE ID_{2-0} 000, 011)	14	25	20	23
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	14	18	20	23
$\overline{GENERATE}$	15	25	14	17
CORRECT (Not Internal Control Mode)	–	20	–	–
DIAG MODE (Not Internal Control Mode)	22	25	18	21
PASSTHRU (Not Internal Control Mode)	22	25	18	21
CODE ID_{2-0}	23	28	25	28
LE_{IN} (From latched to transparent)	22	32	22	25
LE_{OUT} (From latched to transparent)	–	13	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	22	32	22	25
Internal Control Mode: LE_{DIAG} (From latched to transparent)	28	38	28	31
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	28	38	28	31

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	5	3
CB_{0-6}	LE_{IN}	5	3
$DATA_{0-15}$	LE_{OUT}	24	2
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	21	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	21	0
$\overline{GENERATE}$	LE_{OUT}	26	0
CORRECT	LE_{OUT}	22	0
DIAG MODE	LE_{OUT}	22	0
PASSTHRU	LE_{OUT}	22	0
CODE ID_{2-0}	LE_{OUT}	25	0
LE_{IN}	LE_{OUT}	28	0
$DATA_{0-15}$	LE_{DIAG}	5	3

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	24	21
$\overline{OE}_{SC}$	SC_{0-6}	24	21

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	12

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 61ns (fmax = 16.4MHz)

IDT39C60A COMMERCIAL–$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM TO	MIN./MAX.
OEbyte = High to DATA out Disabled	Max.
OEbyte = Low to DATA out Enabled	Max.
DATA in to Corrected DATA out	Max.
DATA in Set-up to LE in = Low	Min.
DATA in Hold to LE in = Low	Min.
LE in = High to DATA out	Max.
* = (Memory/System dependent)	

T-45-17

IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the military operating range of -55°C to +125°C, with V_{CC} from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	$\overline{ERROR}$	$\overline{MULT\ ERROR}$
$DATA_{0-15}$	22	35(1)	24	27
CB_{0-6} (CODE ID_{2-0} 000, 011)	17	28	24	27
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	17	20	24	27
$\overline{GENERATE}$	20	28(2)	18	21
CORRECT (Not Internal Control Mode)	–	25	–	–
DIAG MODE (Not Internal Control Mode)	25	28	21	24
PASSTHRU (Not Internal Control Mode)	25	28	21	24
CODE ID_{2-0}	26	31	28	31
LE_{IN} (From latched to transparent)	24	37	26	29
LE_{OUT} (From latched to transparent)	–	16	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	24	37(2)	26	29
Internal Control Mode: LE_{DIAG} (From latched to transparent)	30	43(2)	32	35
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	30	43(2)	32	35

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	5	3
CB_{0-6}	LE_{IN}	5	3
$DATA_{0-15}$	LE_{OUT}	27	2
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	24	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	24	0
$\overline{GENERATE}$(2)	LE_{OUT}	29	0
CORRECT	LE_{OUT}	25	0
DIAG MODE	LE_{OUT}	25	0
PASSTHRU	LE_{OUT}	25	0
CODE ID_{2-0}	LE_{OUT}	28	0
LE_{IN}	LE_{OUT}	30	0
$DATA_{0-15}$	LE_{DIAG}	5	3

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	28	25
$\overline{OE}_{SC}$	SC_{0-6}	28	25

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	12

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 70ns (fmax = 14.3MHz)

IDT39C60A MILITARY—DATA $_{IN}$ TO CORRECTED DATA $_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM	TO	MIN./ MAX.
OEbyte = High	DATA out Disabled	Max.
OEbyte = Low	DATA out Enabled	Max.
DATA in	Corrected DATA out	Max.
DATA in Set-up	LE in = Low	Min.
DATA in Hold	LE in = Low	Min.
LE in = High	DATA out	Max.

* = (Memory/System dependent)

T-45-17

IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the commercial operating range of 0°C to +70°C, with V_{CC} from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	ERROR	MULT ERROR
$DATA_{0-15}$	28	52[1]	25	50
CB_{0-6} (CODE ID_{2-0} 000, 011)	23	50	23	47
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	28	34	29	34
$\overline{GENERATE}$	35	63	36	55
CORRECT (Not Internal Control Mode)	–	45	–	–
DIAG MODE (Not Internal Control Mode)	50	78	59	75
PASSTHRU (Not Internal Control Mode)	36	44	29	46
CODE ID_{2-0}	61	90	60	80
LE_{IN} (From latched to transparent)	39	72	39	59
LE_{OUT} (From latched to transparent)	–	31	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	45	78	45	65
Internal Control Mode: LE_{DIAG} (From latched to transparent)	67	96	66	86
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	67	96	66	86

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	6	7
CB_{0-6}	LE_{IN}	5	6
$DATA_{0-15}$	LE_{OUT}	34	5
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	35	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	27	0
$\overline{GENERATE}$	LE_{OUT}	42	0
CORRECT	LE_{OUT}	26	1
DIAG MODE	LE_{OUT}	69	0
PASSTHRU	LE_{OUT}	26	0
CODE ID_{2-0}	LE_{OUT}	81	0
LE_{IN}	LE_{OUT}	51	5
$DATA_{0-15}$	LE_{DIAG}	6	8

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	30	30
$\overline{OE}_{SC}$	SC_{0-6}	30	30

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	15

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 92ns (fmax = 10.9MHz)

IDT39C60-1 COMMERCIAL—$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM TO	MIN./ MAX.
OEbyte = High to DATA out Disabled	Max.
OEbyte = Low to DATA out Enabled	Max.
DATA in to Corrected DATA out	Max.
DATA in Set-up to LE in = Low	Min.
DATA in Hold to LE in = Low	Min.
LE in = High to DATA out	Max.
* = (Memory/System dependent)	

T-45-17

IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the military operating range of -55°C to +125°C, with V_{CC} from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	ERROR	MULT ERROR
$DATA_{0-15}$	31	59(1)	28	56
CB_{0-6} (CODE ID_{2-0} 000, 011)	25	55	25	50
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	30	38	31	37
$\overline{GENERATE}$	38	69(2)	41	62
CORRECT (Not Internal Control Mode)	–	49	–	–
DIAG MODE (Not Internal Control Mode)	58	89	65	90
PASSTHRU (Not Internal Control Mode)	39	51	34	54
CODE ID_{2-0}	69	100	68	90
LE_{IN} (From latched to transparent)	39	82	43	66
LE_{OUT} (From latched to transparent)	–	33	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	50	88(2)	49	72
Internal Control Mode: LE_{DIAG} (From latched to transparent)	75	106(2)	74	96
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	75	106(2)	74	96

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	7	7
CB_{0-6}	LE_{IN}	5	7
$DATA_{0-15}$	LE_{OUT}	39	5
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	38	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	30	0
$\overline{GENERATE}$ (2)	LE_{OUT}	46	0
CORRECT	LE_{OUT}	28	1
DIAG MODE	LE_{OUT}	84	0
PASSTHRU	LE_{OUT}	30	0
CODE ID_{2-0}	LE_{OUT}	89	0
LE_{IN}	LE_{OUT}	59	5
$DATA_{0-15}$	LE_{DIAG}	7	9

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	35	35
$\overline{OE}_{SC}$	SC_{0-6}	35	35

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	15

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 104ns (fmax = 9.6MHz)

IDT39C60-1 MILITARY—$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM	TO	MIN./ MAX.
OEbyte = High to DATA out Disabled		Max.
OEbyte = Low to DATA out Enabled		Max.
DATA in to Corrected DATA out		Max.
DATA in Set-up to LE in = Low		Min.
DATA in Hold to LE in = Low		Min.
LE in = High to DATA out		Max.
* = (Memory/System dependent)		

T-45-17

IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the commercial operating range of 0°C to +70°C, with V_{CC} from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	ERROR	MULT ERROR
$DATA_{0-15}$	32	65(1)	32	50
CB_{0-6} (CODE ID_{2-0} 000, 011)	28	56	29	47
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	28	45	29	34
GENERATE	35	63	36	55
CORRECT (Not Internal Control Mode)	–	45	–	–
DIAG MODE (Not Internal Control Mode)	50	78	59	75
PASSTHRU (Not Internal Control Mode)	36	44	29	46
CODE ID_{2-0}	61	90	60	80
LE_{IN} (From latched to transparent)	39	72	39	59
LE_{OUT} (From latched to transparent)	–	31	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	45	78	45	65
Internal Control Mode: LE_{DIAG} (From latched to transparent)	67	96	66	86
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	67	96	66	86

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	6	7
CB_{0-6}	LE_{IN}	5	6
$DATA_{0-15}$	LE_{OUT}	44	5
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	35	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	27	0
GENERATE	LE_{OUT}	42	0
CORRECT	LE_{OUT}	26	1
DIAG MODE	LE_{OUT}	69	0
PASSTHRU	LE_{OUT}	26	0
CODE ID_{2-0}	LE_{OUT}	81	0
LE_{IN}	LE_{OUT}	51	5
$DATA_{0-15}$	LE_{DIAG}	6	8

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	30	30
$\overline{OE}_{SC}$	SC_{0-6}	30	30

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	15

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 105ns (fmax = 9.5MHz)

IDT39C60 COMMERCIAL—$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM TO	MIN./ MAX.
OEbyte = High to DATA out Disabled	Max.
OEbyte = Low to DATA out Enabled	Max.
DATA in to Corrected DATA out	Max.
DATA in Set-up to LE in = Low	Min.
DATA in Hold to LE in = Low	Min.
LE in = High to DATA out	Max.
* = (Memory/System dependent)	

T-45-17

IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the military operating range of -55°C to +125°C, with V_{CC} from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V. All outputs have maximum DC load.

COMBINATIONAL PROPAGATION DELAYS

C_L = 50pF

FROM INPUT	TO OUTPUT			
	SC_{0-6}	$DATA_{0-15}$	ERROR	MULT ERROR
$DATA_{0-15}$	35	73(1)	36	56
CB_{0-6} (CODE ID_{2-0} 000, 011)	30	61	31	50
CB_{0-6} (CODE ID_{2-0} 010, 100, 101, 110, 111)	30	50	31	37
$\overline{GENERATE}$	38	69(2)	41	62
CORRECT (Not Internal Control Mode)	–	49	–	–
DIAG MODE (Not Internal Control Mode)	58	89	65	90
PASSTHRU (Not Internal Control Mode)	39	51	34	54
CODE ID_{2-0}	69	100	68	90
LE_{IN} (From latched to transparent)	44	82	43	66
LE_{OUT} (From latched to transparent)	–	33	–	–
LE_{DIAG} (From latched to transparent; Not Internal Control Mode)	50	88(2)	49	72
Internal Control Mode: LE_{DIAG} (From latched to transparent)	75	106(2)	74	96
Internal Control Mode: $DATA_{0-15}$ (Via Diagnostic Latch)	75	106(2)	74	96

NOTE:

1. $DATA_{IN}$ to Corrected $DATA_{OUT}$ measurement requires timing as shown below.

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING DATA)	SET-UP TIME	HOLD TIME
$DATA_{0-15}$	LE_{IN}	7	7
CB_{0-6}	LE_{IN}	5	7
$DATA_{0-15}$	LE_{OUT}	50	5
CB_{0-6} (CODE ID 000, 011)	LE_{OUT}	38	0
CB_{0-6} (CODE ID 010, 100, 101, 110, 111)	LE_{OUT}	30	0
$\overline{GENERATE}$ (2)	LE_{OUT}	46	0
CORRECT	LE_{OUT}	28	1
DIAG MODE	LE_{OUT}	84	0
PASSTHRU	LE_{OUT}	30	0
CODE ID_{2-0}	LE_{OUT}	89	0
LE_{IN}	LE_{OUT}	59	5
$DATA_{0-15}$	LE_{DIAG}	7	9

OUTPUT ENABLE/DISABLE TIMES

Output disable tests performed with C_L = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
$\overline{OE}$ $BYTE_0$, $\overline{OE}$ $BYTE_1$	$DATA_{0-15}$	35	35
$\overline{OE}_{SO}$	SC_{0-6}	35	35

MINIMUM PULSE WIDTHS

LE_{IN}, LE_{OUT}, LE_{DIAG}	15

NOTES:
Device Mode = "Correct"
System Type = "Correct Always"
Min. Period = 118ns (fmax = 8.5MHz)

IDT39C60 MILITARY—$DATA_{IN}$ TO CORRECTED $DATA_{OUT}$ TIMING (Two cycles shown)



TIMING PARAMETER FROM TO	MIN./ MAX.
OEbyte = High to DATA out Disabled	Max.
OEbyte = Low to DATA out Enabled	Max.
DATA in to Corrected DATA out	Max.
DATA in Set-up to LE in = Low	Min.
DATA in Hold to LE in = Low	Min.
LE in = High to DATA out	Max.
* = (Memory/System dependent)	

T-45-17

ORDERING INFORMATION