

16-WORD-BY-4-BIT DUAL-PORT RAM

IDT39C705A/B IDT39C707/A

MICROSLICE ™ PRODUCT

FEATURES:

- Fast
 - Available in either industry-standard speed or 20% speed upgraded versions
- Low-power CEMOS[™]
 - Military: 50mA (max.)
 - Commercial: 40mA (max.)
- 16-word x 4-bit dual-port CMOS RAM
- Non-inverting data output with respect to data input
- Easily cascadable with separate Write Enables
- Separate 4-bit latches with enables for each output port (IDT39C707/A has separate output control)
- IDT39C705A/B pin-compatible to all versions of the 29705
- IDT39C707/A pin-compatible to all versions of the 29707
- Available in CERDIP, Plastic DIP, LCC and SOIC
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT39C705s are high-performance 16-word-by-4-bit dualport RAMs. Addressing any of the 16 words is performed via th 4-bit A address field with the data appearing on the A output port The same respective operation holds true for the B address inpoutput port and can happen simultaneously with the operation. New incoming data is written into the 4-bit RAM word selected by the B address. The D inputs are used to load new data into the device.


ut ports which allow any two 4-bit Featured are two separate of words to be read from these outputs simultaneously. Also featured output ports with a common Latch is a 4-bit latch for each of the trol all eight latches. Two Write Enable (<u>LE)</u> input being <u>u</u> uch that Write Enable 1 (WE1) Enable (WE) inputs are e connected to the RAM to opand Latch Enable (LE The Write Enable inputs control erate in an edge-trig the RAM. Data is written into the B the writing of ney e Enables are LOW. If either of the address field with data is written into the RAM. Write Enables

Three-state ${}^{\circ}$ its and w several devices to be easily cascaded for increase timer. Size. When \overline{OE}_A input is HIGH, the A output port is in the point is edance mode. The same respective operation or less to \overline{E}_B input.

The IL C707s function identically to the IDT39C705s, except each has a separate Latch Enable (LE) input. Also, an extreme Enable (WE) may be connected directly to the IEN of ID C03/A for improved cycle times when compared to the C70ss. The WE/BLE input can then be connected directly to the lam clock.

These performance-enhanced, pin-compatible replacements all respective versions of the 29705s and 29707s are fabricated g IDT's high-speed, high-reliability CEMOS technology.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987


© 1987 Integrated Device Technology, inc.

8-110


DSC-9007/-

8

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



PIN NAME	1/0	DESCRIPTION
A ₀ -A ₃	ı	Four address inputs at the A address decoder which select one of the 16 memory words for output through the A port.
B ₀ -B ₃	ı	Four address inputs at the B address decoder which select one of the 16 memory words for output through the B port. The B address field also selects the word into which new data is written.
D ₀ -D ₃	1	Four inputs for writing new data into the BAM.
	0	Four three state A Data Latch outputs which display A port data and also allow several devices to be easily cascaded.
YA ₀ -YA ₃		Fourthrop state B Data Latch outputs which display B port data and also allow several devices to be easily cascaded.
YB ₀ -YB ₃	1	The LE input controls the RAM A Data Latch and B Data Latch. When the LE input is HIGH, the latches are open (transparent) and the output data from the RAM is selected by the A and B address fields. When LE is LOW, the latches are closed and they retain the last data read from the RAM independent of changes in the A and B address fields (IDT39C705A/B only).
ĀLO	ı	This input is used to force the A Data Latch. When \bar{A}_{LO} input is HIGH, the A Latches operate in their normal fashion Once the A Latches are forced LOW they remain LOW independent of the \bar{A}_{LO} input if the latches are closed (IDT39C705A/B only).
ALE	ı	This input controls the A Data Latch. When ALE is HIGH, the latch is open (transparent) and the data from the RAM, a selected by the A address field, is present at the A output. When ALE is LOW, the latch is closed and retains the last selected by the A address field, is present at the A output. When ALE is LOW, the latch is closed and retains the last selected by the RAM independent of changes in the A address field (IDT39C707/A only).
WE ₁ , WE ₂		When both Write Enables are LOW, new data can be written into the word selected by the B address fields. If either write Enable input is HIGH, no new data can be written into the memory.
WE/BLE	1	This input controls the writing of new data into the RAM and display of data at the B Data Latch output. When WE/BL is LOW together with WE ₁ and WE ₂ , new data is written into the word selected by the B address fields. When WE/BL or any other Write Enable input is HIGH, no data is written into the RAM. When WE/BLE is HIGH, the B Latch is ope or any other Write Enable input is LOW, the B Data Latch is closed (IDT39C707/A only).
ŌĒĄ	ı	When the A port output enable is LOW, data at the A Data Latch inputs in presented at the YA, outputs, when OE _A
ŌĒ _B		When the B port output enable is LOW, data at the B Data Latch inputs is presented at the YB ₁ outputs. When OE _B HIGH, the YB ₁ outputs are in the high-impedance (off) state.

IDT39C705A/B FUNCTION TABLES

WRITE CONTROL

WE,		WE ₂ FUNCTION L Write D into B	RAM OUTPUTS AT DATA-LATCH INPUTS		
WE ₁	WE ₂		A-PORT	B-PORT	
L	L	Write D into B	A Data (A ≠ B)	Input Data	
- -		Write D into B	Input Data (A = B)	Input Data	
	H	No Write	A-Data	B-Data	
 _	×	No Write	A-Data	B-Data	

H = HIGH

L = LOW

X = Don't Care

YA READ CONTROL

	INPUTS		YA OUTPUT	FUNCTION
ŌĒA	ĀLO	LE		
н	×	_x	Z	High Impedance
$\overrightarrow{}$		×	L	Force YA LOW
L	н	н	A Port RAM Data	Latches Transparent (Open)
L	Н	L	NC	Latches Retain Data (Closed)

H = HIGH L = LOW

Z = High Impedance

X = Don't Care

NC = No Change

YR READ CONTROL

1D H	TB READ CONTINUE							
INPUTS		ҮВ О ШТРИТ	FUNCTION					
ŌE _B	LE	18001701						
н	Х	Z	High Impedance					
L	Н	B Port RAM Data	Latches Transparent (Open)					
<u> </u>	L	NC	Latches Retain Data (Closed)					

H = HIGH

Z = High Impedance

L = LOW

NC = No Change

X = Don't Care

IDT39C707/A FUNCTION TABLES

WRITE CONTROL

WE, WE,	E, WE/BLE	FUNCTION	RAM OUTPUTS AT LATCH INPUTS		
	2		A PORT	B PORT	
L	L	L	Write D into B	A Data (A ≠ B)	Input Data
Х	Х	Н	No Write	A-Data	B-Data
х	Н	Х	No Write	A-Data	B-Data
Н	Х	X	No Write	A-Data	B-Data

H = HIGH

L = LOW

X = Don't Care

YA READ CONTROL

INP	UTS	VA CUITDUT	FUNCTION	
\overline{OE}_A	ALE	YA OUTPUT	FUNCTION	
Н	х	Z	High Impedance	
L	Н	A Port RAM Data	Latches Transparent (Open)	
L	L	NC	Latches Retain Data (Closed)	

H = HIGH L = LOW

Z = High Impedance NC = No Change

X = Don't Care

YB READ CONTROL

INPUTS		УВ О ИТРИТ	FUNCTION		
ŌĒB	WE/BLE	18 001701	FUNCTION		
н	х	Z	High Impedance		
L	н	B Port RAM Data	Latches Transparent (Open)		
L	L	NC	Latches Retain Data (Closed)		

H = HIGH L = LOW

Z = High Impedance NC = No Change

X = Don't Care

ARSOLUTE MAXIMUM RATINGS (1)

ADJUL	OIL MAXIMON	INATINGS		
SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to + 125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to + 125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	w
lout	DC Output Current	30	30	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	Vcc
Military	-55°C to +125°C	0 V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 5%

CAPACITANCE $(T_A = +25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	UNIT
CIN	Input Capacitance	$V_{IN} = 0V$	5	рF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

 $V_{CC} = 5.0V \pm 5\%$ (Commercial) $T_A = 0$ °C to +70°C $V_{CC} = 5.0V \pm 10\%$ (Military) $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$

 $V_{LC} = 0.2V$

_ v_ - 0.2V

V _{HC} = V _{CC} - C SYMBOL	PARAMETER	TEST C	CONDITIONS (1)		MIN.	TYP. ⁽²⁾	MAX.	UNIT
ViH	Input HIGH Level	Guaranteed Logic High Le	evel (4)		2.0	_	_	٧
V _{IL}	Input LOW Level	Guaranteed Logic Low Le	vel (4)		Σ_{\bullet}		0.8	
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}			<u> </u>	0.1	5	μА
I _{IL}	Input LOW Current	$V_{CC} = Max., V_{IN} = GND$				-0.1	-5	μA
'IL	mpar 2011 Carrotta		l _{OH} = -300μA		7	V _{cc}	_	!
V	Output HIGH Voltage	$V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -12mA MIL			4.3		\ \
V _{OH}	Supar man valley	$V_{\rm IN} = V_{\rm IH}$ Of $V_{\rm IL}$ $I_{\rm OH} = -15 \rm mA$ CO)			₹.4	4.3		
			I _{OL} = 300µA			GND	V _{LC}	1
.,	Output LOW Voltage	$V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20mA			0.3	0.5] v
V_{OL}	Output LOW Voltage	$\mathbf{v}_{IN} = \mathbf{v}_{IH} Or \mathbf{v}_{IL}$	I _{OL} = 24mA Co		_	0.3	0.5	ļ
		V _{CC} = Max.	V ₀ = 0		_	-0.1	-10	Д Д
loz	Off State (High Impedance) Output Current	OE = V _H	Vo Man			0.1	10	_ <u>_</u>
los	Output Short Circuit Current	V _{CC} = Min., V _{OUT} = 0V	3)		-15		_	mA
тоs Посан	Quiescent Power Supply Current WE = H	$V_{CC} = Max.$ $V_{HC} \le V_{IH}, V_{IL} \le V_{LC}$ $f_{WE} = 0, \overline{WE} = H$			_	3	5	mA
local	Quiescent Power Supply Current WE = L	$V_{CC} = Max.$ $V_{HC} \le V_{H}, V_{IL} \le V_{HWE}$ $V_{WE} = 0, WE = 0$			-	3	5	mA
Ісст	Quiescent Input Power Supply Current (per Input @ TTL High) (5)	$V_{CC} = Max., V_{N}$ 3.4V	/, f _{WE} = 0		-	0.3	0.5	mA/ Input
	Carrotti (por tripat co 11 = 13)	V _{CC} = Ma		MIL.	-	1.7	3.5	mA/
Icco	Dynamic Power Supply Current	V _{CC} = M _E V _{HC} ≤ V _{IH} , V _{IL} V _C Outr Pn, = L		COM'L.	_	1.7	2.5	MHz
		V _O = Max v _E = 10M Ou Op OE = L	Hz	MIL.	-	20	40	
	(6)	outy cycle Hc ≤ViH , ViL ≤ VLc		COM'L.	_	20	30	mA
loc	Total Power Supply Current (6)	Max., f _{WE} = 10M is Open, OE = L	Hz	MIL.	_	25	50	4
		= 50% Duty cycle V _{IH} = 3.4V, V _{IL} = 0.4V		COM'L.		25	40	

NOTES:

- ate value specified under Electrical Characteristics. 1. For conditions shown as max. or m
- bient and maximum loading. 2. Typical values are at V_{CC} = 5.0V, + 2.
- at one time. Duration of the short circuit test should not exceed one second.
- 3. Not more than one output sho nunity and should only be static tested in a noise-free environment. 4. These input levels provide z
- rent with all the inputs tied together at 3.4V, subtracting out t_{CCOH} , then dividing by the total number of inputs. 5. I_{CCT} is derived by measuring
- diescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply 6. Total Supply Current is the using the following equation: Current can be calculated

WEH = Write duty cycle high period.

 $D_{H}=$ Data duty cycle TIL high period (V_{IN} = 3.4V). $N_{T}=$ Number of dynamic inputs driven at TII levels

= Number of dynamic inputs driven at TTL levels.

fwE = Write frequency.

8

CMOS TESTING CONSIDERATIONS

There are certain testing considerations which must be taken into account when testing high-speed CMOS devices in an automatic environment. These are:

- Proper decoupling at the test head is necessary. Placement of the capacitor set and the value of capacitors used is critical in reducing the potential erroneous failures resulting from large V_{CC} current changes. Capacitor lead length must be short and as close to the DUT power pins as possible.
- 2) All input pins should be connected to a voltage potential during testing. If left floating, the device may begin to oscillate causing improper device operation and possible latchup.
- 3) Definition of input levels is very important. Since many inputs may change coincidentally, significant noise at the device pins may cause the V_{IL} and V_{IH} levels not to be met until the noise has settled. To allow for this testing/board induced noise, IDT recommends using V_{IL} ≤ 0V and V_{IH} ≥ 3V for AC tests.
- 4) Device grounding is extremely important for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is required. The ground plane must be sustained from the performance board to the DUT interface board. All unused interconnect pins must be properly connected to the ground pin. Heavy gauge stranded wire should be used for power wiring and twisted pairs are recommended to minimize inductance.

AC ELECTRICAL CHARACTERISTICS

PARAMETERS	FROM	то	TEST CONDITIONS	IDT39C705A IDT39C707		IDT39C705B IDT39C707A		UNIT
				COM'L,	MIL	COM'L.	MIL.	
Access Time	A or B Address Stable	YA Stable or YB Stable	LE = HIGH	25	30	20	24	ns
Turn-on Time	OE _A or OE _B LOW	YA or YB Stable		20	20	16	16	ns
Turn-off Time	OE _A or OE _B HIGH	YA or YB Off	C _L = 5pF	20	20	16	16	ns
Reset Time	Ā _{LO} LOW	YA LOW		20	20	16	16	ns
Latch Enable Time	LE HIGH	YA and YB Stable		20	22	16	16	ns
Transparency	WE ₁ and WE ₂ LOW	YA or YB	LE = HIGH	30	35	22	24	ns
	D	YA or YB	LE = HIGH	30	35	22	24	ns

MINIMUM SETUP AND HOLD TIME

PARAMETERS	FROM	то	TEST CONDITIONS	IDT39C705A IDT39C707		IDT39C705B IDT39C707A		UNIT
				COM'L.	MIL.	COM'L.	MIL.	
Data Set-up Time	D Stable	Either WE HIGH		12	15	9	12	ns
Data Hold Time	Either WE	D Changing		0	0	0	0	ns
Address Set-up Time	B Stable	Both WE LOW		6	8	4	6	ns
Address Hold Time	Either WE HIGH	B Changing		0	0	0	0	ns
Latch Close Before Write Begins	LE LOW	WE ₁ LOW	WE₂ LOW	0	0	0	0	ns
	LE LOW	WE ₂ LOW	WE, LOW	0	0	0	0	ns
Address Set-up Before Latch Closes	A or B Stable	LE LOW		12	15	9	12	ns

MINIMUM PULSE WIDTHS

PARAMETERS	INPUT	PULSE	TEST CONDITIONS	IDT39C705A IDT39C707		IDT39C705B IDT39C707A		UNIT
				COM'L.	MIL	COM'L.	MiL.	
Write Pulse Width	WE ₁	HIGH-LOW-HIGH	WE₂ LOW	15	15	12	12	ns
write Palse Width	WE ₂	HIGH-LOW-HIGH	WE, LOW	15	15	12	12	ns
A Latch Reset Pulse	ĀLO	HIGH-LOW-HIGH		15	15	12	12	ns
Latch Data Capture	LE	LOW-HIGH-LOW		15	18	12	12	ns

NOTE:

The IDT39C705B/707A meet or exceed all the specifications of the IDT39C705A/707.

AC TEST CONDITIONS

Input Puise Leveis	GND to 3.0V			
Input Rise/Fall Times	1V/ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figure 1			
Uulpul Load 1				

TEST	SWITCH
Open Drain Disable Low Enable Low	Closed
All other Outputs	Open

DEFINITIONS

C₁ = Load capacitance: includes jig and probe capacitance R_T^L = Termination resistance: should be equal to Z_{OUT} of the

Pulse Generator

TEST LOAD CIRCUITS




Figure 1. Switching Test Circuit

INPUT/OUTPUT INTERFACE CIRCUIT




Figure 2. Input Structure




Figure 3. Output Structure

ORDERING INFORMATION

