

16-BIT CMOS MICROPROCESSOR SLICE

IDT49C402 IDT49C402A IDT49C402B

FEATURES:

- · Functionally equivalent to four 2901s and one 2902
- IDT49C402B is 60% faster than four 2901Cs and one 2902A
- Expanded two-address architecture with independent, simultaneous access to two 64 x 16 register files
- Expanded destination functions with 8 new operations allowing Direct Data to be loaded directly into the dual-port
 RAM and Q Register
- · Clamp diodes on all inputs provide noise suppression
- · Fully cascadable
- 68-pin ceramic PGA, Plastic Leaded Chip Carrier (PLCC), and Ceramic Flatpack (25 mil centers)
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT49C402s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions of four 2901s and a 2902 with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.


The IDT49C402s include all of the normal functions associated with standard 2901 bit-slice operation: a) a 3-bit instruction field (lo, I1, I2) which controls the source operand selection for the ALU; b) a 3-bit microinstruction field (Is, I4, I5) used to control the eight possible functions of the ALU; c) eight destination control functions which are selected by the microcode inputs (Is, I7, Is); and d) a tenth microinstruction input, I9, offering eight additional destination control functions. This I9 input, in conjunction with Ie, I7 and Is, allows for shifting the Q Register up and down, loading the RAM or Q Register directly from the D inputs without going through the ALU, and having the RAM A data output port available at the Y output pins of the device.

Also featured is an on-chip dual-port RAM that contains 64-words-by-16 bits – four times the number of working registers in a 2901.

The IDT49C402s are fabricated using CEMOS™, a CMOS technology designed for high performance and high reliability. These performance-enhanced devices feature both bipolar speed and bipolar output drive capabilities, while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.



FUNCTIONAL BLOCK DIAGRAM




MILITARY AND COMMERCIAL TEMPERATURE RANGES


JUNE 1990

PIN CONFIGURATIONS

T-49-17-51




PLCC TOP VIEW



5

PGA TOP VIEW

T-49-17-51



MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN DESC	RIPTI	ONS T-49-17-51
Pin Name	1/0	Description
Ao - As	- 1	Six address inputs to the register file which selects one register and displays its contents through the A port.
Bo - Bs	ı	Six address inputs to the register file which selects one of the registers in the file, the contents of which displayed through the B port. It also selects the location into which new data can be written when the clo goes LOW.
lo - l9	_	Ten instruction control lines which determine what data source will be applied to the ALU I(0, 1, 2), what function the ALU will perform I(3, 4, 5) and what data is to be deposited in the Q Register or the register file (6, 7, 8, Original 2901 destinations are selected if is disconnected in this mode, proper is bias is controlled by internal pullup resistor to Vcc.
Do - D15	1	Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Register or RAM. Do is the LSB.
Y0 - Y15	0	Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the da on the A port of the register stack. This is determined by the destination code (6, 7, 8, 9).
G/F15	0	A multipurpose pin which indicates the carry generate (\overline{G}) function at the least significant and intermedia slices or as F1s, the most significant ALU output (sign bit). $\overline{G}/F1s$ selection is controlled by the MSS pin. If MS = HIGH, F1s is enabled. If MSS = LOW, \overline{G} is enabled.
F=0	0	Open drain output which goes HIGH if the Fo - F15 ALU outputs are all LOW. This indicates that the result of a ALU operation is zero (positive logic).
Cn	_ 1	Carry-in to the internal ALU.
Cn+16	0	Carry-out of the ALU.
Q15 RAM15	I/O	Bidirectional lines controlled by 1(6, 7, 8, 9). Both are three-state output drivers connected to the TTL-compatibinputs. When the destination code on 1(6, 7, 8, 9) indicates an up shift, the three-state outputs are enabled, the MSB of the Q Register is available on the Q15, pin and the MSB of the ALU output is available on the RAM pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM.
Qo RAMo	1/0	Both bidirectional lines function identically to \dot{Q}_{15} and RAM15 lines except they are the LSB of the Q Regist and RAM.
ŌĒ	Ī	Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y output are enabled.
P/OVR	0	A multipurpose pin which indicates the carry propagate (\overline{P}) output for performing a carry lookahead operation overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significate end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into it sign bit. \overline{P}/OVR selection is controlled by the MSS pin. If MSS = HIGH, OVR is enabled. If MSS = LOW, \overline{P} enabled,
СР	_	The clock input LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the 64 x 16 RAM. While the clock is LOW, the slave latches of the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAV operation of the register file is achieved by this.
MSS		When HIGH, enables OVR and F1s on the \overline{P}/OVR and $\overline{G}/F1s$ pins. When LOW, enables \overline{G} and \overline{P} on these pin If left open, internal pullup resistor to Vcc provides declaration that the device is the most significant slice.





MILITARY AND COMMERCIAL TEMPERATURE RANGES

DEVICE ARCHITECTURE

The IDT49C402 CMOS bit-slice microprocessor is configured sixteen bits wide and is cascadable to any number of bits (16, 32, 48, 64). Key elements which make up this 16-bit microprocessor slice are the 1) register file (64 x 16 dual-port RAM) with shifter; 2) ALU and 3) Q Register and shifter.

REGISTER FILE --- A 16-bit data word from one of the 64 RAM registers can read from the A port as selected by the 6-bit A address field. Simultaneously, the same data word, or any other word from the 64 RAM registers, can be read from the B port as selected by the 6-bit B address field. New data is written into the RAM register location selected by the B address field during the clock (CP) LOW time. Two sixteenbit latches hold the RAM A port and B port during the clock (CP) LOW time, eliminating any data races. During clock HIGH, these latches are transparent, reading the data selected by the A and B addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involves the RAM15 and RAM0 I/O pins. For a shift up operation, the RAM shifter MSB is connected to an enabled RAM15 I/O output, while the RAM0 I/O input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAMo I/O output, while the RAM15 I/O input is selected as the input to the MSB.

ALU — The ALU can perform three binary arithmetic and five logic operations on the two 16-bit input words S and R. The S input field is driven from a 3-input multiplexer and the R input field is driven from a 2-input multiplexer, with both having a zero source operand. Both multiplexers are controlled by the I(o, 1, 2) inputs. This multiplexer configuration enables the user to select the various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. Microinstruction inputs I(3, 4, 5) are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in (Cn), carry-out (Cn+16) and an open-drain (F = 0) output. When all bits of the

ALU are zero, the pull-down device of F = 0 is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins G/F₁₅ and P/OVR are aimed at accelerating arithmetic operations. For intermediate and least significant slices, the MSS pin is programmed LOW, selecting the carry-generate. (G) and carry propagate (P) output functions to be used by carry lookahead logic. For the most significant slice, MSS is programmed HIGH, selecting the sign-bit (F15) and the two's complement overflow (OVR) output functions. The sign bit (F15) allows the ALU sign bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the sign bit, as logically determined from the Exclusive -OR of the carry-in and carry-out of the most significant bit of the ALU. The ALU data outputs are available at the three-state outputs Y(0-15) or as inputs to the RAM register file and Q register under control of the 1(6, 7, 8, 9) instruction inputs.

Q REGISTER — The Q Register is a separate 16-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the Q Register. In either the shift up or shift down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has two ports, Qo and Q15, which operate comparably to the RAM shifter. They are controlled by the I(6, 7, 8, 9) inputs.

The clock input of the IDT49C402 controls the RAM, Q Register and A and B data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and I(6.7,8,9) define the RAM as the destination, new data will be written into the RAM file defined by the B address field.

5.3

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ALU SOURCE OPERAND CONTROL

		M	licroc	ode		Source ands
Mnemonic	12	lı	lo	Octal Code	R	S
AQ	L	L	L	0	A	Q
AB	L	L	Н	1	A	В
ZQ	L	Н	L	2	0	Q
ZB	L	н	Н	3	0	В
ZA	Н	L	L	- 4	0	Α
DA	Н	L	Н	5	D	A
DQ	Н	н	L	6	D	Q
DZ	Н	Н	Н	7	D	0

ALU FUNCTION CONTROL

		Mic	rocod	e		ľ
Mnemonic	12	İι	lo	Octal Code	ALU Function	Symbol
ADD	L.	L	L	0	R Plus S	R+S
SUBR	L	L	Н	1	S Minus R	S-R
SUBS	L.	н	L	2	R Minus S	R-S
OR	L	Н	Н	3	RORS	RVS
AND	н	Ĺ	L	4	RANDS	RAS
NOTRS	н	L	H.	5	RANDS	RAS
EXOR	Н	н	L	6	R EX-OR S	RVS
EXNOR	Н	Н	Н	7	R EX-NOR S	RVS

2524 tbl 04

ALU ARITHMETIC MODE FUNCTIONS

O	ctal	C	n≖L	С	n = H
15, 4, 3	12, 1, 0	Group	Function	Group	Function
0 0 0	0 1 5 6	ADD	A+Q A+B D+A D+Q	ADD plus one	A+Q+1 A+B+1 D+A+1 D+Q+1
0 0	2 3 4 7	PASS	Q B A D	Increment	Q+1 B+1 A+1 D+1
1 1 1 2	2 3 4 7	Decrement	Q-1 B-1 A-1 D-1	PASS	Q B A D
2 2 2 1	2 3 4 7	1's Comp.	-Q - 1 -B - 1 -A - 1 -D - 1	2's Comp. (Negate)	Q # A D
1 1 1 2 2 2 2	0 1 5 6 0 1 5 6	Subtract (1's Comp)	Q-A-1 B-A-1 A-D-1 Q-D-1 A-Q-1 A-B-1 D-A-1 D-Q-1	Subtract (2's Comp)	Q-A B-A A-D Q-D A-Q A-B D-A D-Q

2524 tbl 03

ALU LOGIC MODE FUNCTIONS

Oc	tal		
l5, 4, 3	Í2, 1, 0	Group	Function
4	0	AND	A A Q
4	1		A A B
4	5		D A A
4	6		D A Q
3	0	OR	A V Q
3	1		A V B
3	5		D V A
3	6		D V Q
6 6 6	0 1 5 6	EX-OR	A 7 Q A 7 B D 7 A D 7 Q
7	0	EX-NOR	Ā 7 Q
7	1		Ā 7 B
7	5		D 7 Ā
7	6		D 7 Q
7	2	INVERT	Q
7	3		B
7	4		A
7	7		D
6 6 6	2 3 4 7	PASS	Q B A D
3	2	PASS	Q
3	3		B
3	4		A
	7		D
4 4 4	2 3 4 7	"ZERO"	0 0 0
5	0	MASK	Ā Λ Q
5	1		Ā Λ B
5	5		D Λ A
5	6		D Λ Q

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SOURCE OPERAND AND ALU FUNCTION MATRIX⁽¹⁾

T-49-17-51

				_	[2, 1, 0	Octal			
		0	1	2	3	4	5	6	7
Octal	ALU				ALU S	Source			
15, 4, 3	Function	A, Q	A, B	0, Q	0, B	0, A	D, A	D, Q	D, 0
0	Cn = L R Plus S	A+Q	A+B	Q	В	Α	D+A	D+Q	D
	Cn = H	A+Q+1	A+B+1	Q+1	B+1	A + 1	D+A+1	D+Q+1	D + 1
1	Cn = L S Minus R	Q-A-1	B-A-1	Q-1	B-1	A – 1	A-D-1	Q-D-1	-D - 1
	Cn = H	Q-A	B – A	Q	В	Α	A-D	Q-D	_D_
2	Cn = L R Minus S	A-Q-1	A-B-1	-Q-1	-B - 1	-A - 1	D-A-1	D-Q-1	D – 1
	Cn = H	A-Q	A-B	-Q	-B	-A	D-A	D-Q	D _.
3	RORS	AVQ	AVB	Q	В	Α	DVA	DVQ	D
4	RANDS	AΛQ	АЛВ	0	0	0	DΛA	DAQ	0
5	RANDS	ĀΛQ	ÃΛB	Q	В	Α	DΛA	DΛQ	0
6	R EX-OR S	ΑŶQ	АΫВ	Q	В	Α	DVA	DVQ	D
7	REX-NOR S	ĀŸQ	ÄΫB	ā	B	Ā	D∇Ā	Ū∇Q	D

NOTE:

1. += Plus; -= Minus; $\Lambda =$ AND; V = EX-OR; V = OR.

2524 tb! 06

ALU DESTINATION CONTROL(1)

		M	licro	:ode		RA Fund		Q Reg Fund				\M ifter	Shi		
Mnemonic	l9	le	17	16	Hex Code	Shift	Load	Shift	Load	Y Output	RAMo	RAM15	C∞	Q15	
OREG	Н	L.	L,	L	8	×	NONE	NONE	F→Q	F	×	Х	Х	Х	Existing 2901
NOP	Н	L	L	Н	9	Х	NONE	×	NONE	F	Х	Х	Х	Х	Functions
RAMA	Н	Ŀ	Н	L	Α	NONE	F→B	Х	NONE	Α	×	х	Х	Х	
RAMF	Н	L	Н	Н	В	NONE	F→B	Х	NONE	F	Х	×	Х	Х	
RAMOD	Н	Н	L	L	С	DOWN	F/2 → B	DOWN	Q/2 → Q	F	Fo	IN15	å	IN 15	
RAMD	Н	Н	L	Н	D	DOWN	F/2 -→ B	Х	NONE	F	Fo	IN15	ô	Х	
RAMQU	Н	Н	Н	L	E	UP	2F -→ B	UP	2Q → Q	F	INo	F15	INo	Q15	
RAMU	Н	Н	Н	Н	F	UP	2F → B	Х	NONE	F	INo	F15	X	Q15	
DFF	L	L	L	L.	0	NONE	D→B	NONE	F→Q	F	Х	Х	Х	Х	New Added
DFA	L	L.	L	Н	1	NONE	D→B	NONE	F→Q	Α	Х	×	Х	х	IDT49C402
FDF	L	L	Н	L	2	NONE	F→B	NONE	D→Q	F	Х	х	X	Х	Functions
FDA	L	L	Н	Н	3	NONE	F→B	NONE	D→Q	Α	Х	Х	×	Х	
XQDF	L	Н	L	L	4	Х	NONE	DOWN	Q/2 → Q	F	Х	Х	Qo	IN 15	
DXF	L	Н	L	Н	5	NONE	D→B	Х	NONE	F	Х	Х	Qo	Х	
XQUF	L	Н	Н	L	6	Х	NONE	UP	2Q → Q	F	х	Х	lNo	Q15	
XDF	L	Н	Н	Н	7	Х	NONE	NONE	D→Q	F	Х	Х	X	Q15	

NOTE:

1. X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the impedance state.

B = Register Addressed by B inputs.

UP is toward MSB; DOWN is toward LSB.

2524 tol 07

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM	Terminal Voltage with Respect to Ground	-0.5 to Vcc + 0.5	-0.5 to VCC + 0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°င
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	့
Рт	Power Dissipation	1.5	1.5	W
lour	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM PATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Тур.	Unit
CIN	Input Capacitance	ViN = 0V	5	pF
Cour	Output Capacitance	Vout = 0V	7	рF

NOTE:

1. This parameter is sampled and not 100% tested.

T-49-17-51

2524 tbl 09

DC ELECTRICAL CHARACTERISTICS

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test C	Conditions (1)	Min.	Typ. (2)	Max.	Unit
Vін	Input HIGH Level	Guaranteed Logic Hig	h Level ⁽⁴⁾	2.0	-	_	V
VIL	Input LOW Level	Guaranteed Logic Low Level (4)		 -	_	0.8	٧
liH	Input HIGH Current	Vcc = Max., Vin = Vcc	Vcc = Max., Vin = Vcc		0.1	5	μА
<u>liL</u>	Input LOW Current	Vcc = Max., Vin = GND		T -	-0.1	– 5	μА
Vон	Output HIGH Voltage	Vcc = Min.	IoH = -300μA (5)	T -	-		v
		VIN = VIH or VIL	IOH = -6mA MIL.	2.4	4.3	-	1
			IOH = -8mA COM'L.	2.4	4.3	-	1
Vol	Output LOW Voltage	Vcc ≖ Min.	IOL = 300μA (5)	_	-	-	V
	İ	VIN = VIH or VIL	IOL = 8mA MIL.		0.3	0.5	1
			IOL = 10mA COM'L.	_	0.3	0.5	1
loz	Off State (High Impedance)	Vcc = Max.	Vo = 0V	_	-0.1	-10	μА
	Output Current		Vo = Vcc (Max.)	-	0.1	10	
los	Output Short Circuit Current	Vcc = Max., Vour = 0	V (3)	-15	-30	_	mA



- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading, not production tested.
- 3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
- These input levels should only be static tested in a noise-free environment.
 Guaranteed by design, not production tested.



2524 tol 10

DC ELECTRICAL CHARACTERISTICS (IDT49C402 STANDARD POWER) VERSION (Cont'd)

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$ T-49-17-51 VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Юсан	Quiescent Power Supply Current	Vcc = Max.	MIL.	-	150	265	mA
	CP = H (CMOS Inputs)	VHC ≤ VIH, VIL ≤ VLC	COM'L.	_	150	215]
•		fcp = 0, CP = H					
lccal.	Quiescent Power Supply Current	Vcc = Max.	MIL.	_	80	135	mA
	CP = L (CMOS Inputs)	VHC ≤ VIH, VIL ≤ VLC	COM'L.	-	· 80	110	1
		fcP = 0, CP = L			<u> </u>		
ЮСТ	Quiescent Input Power Supply ⁽⁶⁾	Vcc = Max., ViH = 3.4V, fcP = 0	MIL.		0.3	0.5	mA
	Current (per Input @ TTL High)		COM'L.	-	0.3	0.5	Inpu
1CCD	Dynamic Power Supply Current	Vcc = Max.	MIL.	-	2,0	3.0	mA
		VHC ≤ VIH, VIL ≤ VLC	COM'L.		2.0		МН
	·	Outputs Open, OE = L					1
Icc	Total Power Supply Current ⁽⁷⁾	Vcc = Max., fcp = 10MHz	MIL.	-	135	255	m/
		Outputs Open, OE = L	COM'L.	-	135	. 190	1
		CP = 50 % Duty cycle	ŀ		1		
		VHC ≤ VIH, VIL ≤ VLC					
		Vcc = Max., fcp = 10MHz	MIL.	_	145	265	
	Outputs	Outputs Open, OE = L	COM'L.	_	145	200	}
		CP = 50 % Duty cycle				٠ .	
		VIH = 3.4V, VIL = 0.4V	}			l	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading, not production tested.
 3. Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
 4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

- 4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
 5. Guaranteed by design, not production tested.
 6. Icot is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out IccoH, then dividing by the total number of inputs.
 7. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
 Ico = IccoH (CDH) + IccoL (1 CDH) + Iccr (NT x DH) + Icco (fcP)
 CDH = Clock duty cycle high period
 DH = Data duty cycle TTL high period (VIN = 3.4V)
 NT = Number of dynamic inputs driven at TTL levels for e Clock input frequency

 - fcP = Clock input frequency

2524 tb! 11

DC ELECTRICAL CHARACTERISTICS (IDT49C402 LOW POWER) VERSION (Cont'd)

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$ $VIC = 0.2V \cdot VHC = VCC = 0.2V$

0 = 0.2	VHC = VCC - 0.2V			Ţ.	-49-17	-51	
Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Uni
Іссан	Quiescent Power Supply Current	Vcc = Max.	MIL.	_	-	10	mA
	CP = H (CMOS Inputs)	VHC ≤ VIH, VIL ≤ VLC	COM'L.	_	_	10	1
		fcP = 0, CP = H	ŀ				
ICCOL	Quiescent Power Supply Current	Vcc = Max.	MIL.	_	_	10	mA
	CP = L (CMOS Inputs)	VHC ≤ VIH, VIL ≤ VLC	COM'L.	-		10	1
	<u> </u>	fcP = 0, CP = L					
Ісст	Quiescent Input Power Supply ⁽⁶⁾	Vcc = Max., ViH = 3.4V, fcp = 0	MIL.	_		1.2	mA
	Current (per Input @ TTL High)		COM'L.	-	_	0.85	Inpu
ICCD	Dynamic Power Supply Current	Vcc = Max.	MIL.	_	_		mA
		VHC ≤ VIH, VIL ≤ VLC	COM'L.	_	_		мн
	-	Outputs Open, OE = L			·		
lcc	Total Power Supply Current ⁽⁷⁾	Vcc = Max, fcp = 10MHz	MIL.	-	-	85	mΑ
•		Outputs Open, \overline{OE} = L	COM'L.	_	-	55]
		CP = 50 % Duty cycle					
		VHC ≤ VIH, VIL ≤ VLC			•		
		Vcc = Max, fcP = 10MHz	MiL.	_	-	130]
	•	Outputs Open, OE = L	COM'L.	_	_	95	
	·	CP = 50 % Duty cycle					
		VIH = 3.4V, VIL = 0.4V			Ì		

NOTES:

- For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics,
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading, not production tested
- Not more than one output should be shorted at one time. Duration of the circuit test should not exceed one second.
- These input levels provide zero noise immunity and should only be static tested in a noise-free environment
- Guaranteed by design, not production tested.

 Icot is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out IccoH, then dividing by the total number of inputs.
- Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:
- ICC = ICCOH (CDH) +ICCOL (1 CDH) + ICCT (NT x DH) + ICCD (fcP) CDH = Clock duty cycle high period
 DH = Data duty cycle TTL high period (VIN = 3.4V)

- NT = Number of dynamic inputs driven at TTL levels
- fcp = Clock input frequency

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic testing environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- 1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
- Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
- To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using ViL ≤ 0V and VIH ≥ 3V for AC tests.



AC ELECTRICAL CHARACTERISTICS IDT49C402 STANDARD AND LOW POWER VERSION

(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402 over the -55° C to $+125^{\circ}$ C and 0° C to $+70^{\circ}$ C temperature ranges. Vcc is specified at $5V \pm 10\%$ for military temperature range and $5V \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK T-49-17-51 CHARACTERISTICS

	Mil. (6)	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	50	48	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = C32 or E32)	20	21	MHz
Minimum Clock LOW Time	30	30	ns
Minimum Clock HIGH Time	20	20	ns
Minimum Clock Period	50	48	ns

2524 tbl 13

MAXIMUM COMBINATIONAL PROPAGATION DELAYS⁽¹⁾ CL = 50pF

		To Output															
From Input		Y	•	S = L)		(MSS	•	VR	Cı	1 + 16	F = 0		RAMo RAM15		Q0 Q15		
	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mii.	Com'l.	MII.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Unit
A, B Address	52	47	47	42	52	47	47	42	38	34	52	47	44	40	_	-	ns
D	35	32	34	31	35	32	34	31	27	25	35	32	28	26			ns
Cn	29	26	-	-	29	26	27	25	20	18	29	26	23	21			ns
10, 1, 2	41	37	30	27	41	37	38	35	29	26	41	37	30	27		-	ns
13, 4, 5	40	36	28	26	40	36	37	34	27	25	40	36	28	26	_		ns
16, 7, 8, 9	26	24	-	-	_	-		-	_		L	_	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27	-	-	-	-	-	-	-	_	-	-	-	-	-	-	ns
Clock ✓	42	38	41	37	42	38	41	.37	30	27	42	38	41	37	25	23	ns

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

T-49-17-51

	CP:		<u> </u>					-	
		p Time e H → L	•	I Time H → L		p Time D L → H		I Time L → H	
Input	Mil.	Com'l.	MII.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Unit
A, B Source Address	20	18	2 (3)	1 (3)	50	50	2	1	ns
B Destination Address	20	18		Do not o	hange (2)	·	2	1	ns
D	(1)	-		T -	30/40 (5)	26/36 ⁽⁵⁾	2	1	ns
Cn	_		_	_	35	32	0	0	ns
lo, 1, 2	_		_	_	45	41	0	0	ns
13, 4, 5		_	_	_	45	41	. 0	0	ns
l6, 7, 8, 9	12	11		Do not o	hange ⁽²⁾		0	0	ns
RAM0,15, Q0,15	_		_		12	11	0	0	ns
OTES:									2524

NOTES:

- A dash indicates a propagation delay or set-up time constraint does not exist.
 Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
 Source addresses must be stable prior to the H -> L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.

 4. The set-up time prior to the clock L→H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L→H transition, regardless of when the H→L transition occurs.

 5. First value is direct path (DATAIN → RAM/O Register). Second value is indirect path (DATAIN → ALU → RAM/O Register).

Guaranteed by design, not production tested.



AC ELECTRICAL CHARACTERISTICS IDT49C402A STANDARD AND LOW POWER VERSION

(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402A over the -55°C to $+125^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$ temperature ranges. Vcc is specified at $5V \pm 10\%$ for military temperature range and $5V \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK T-49-17-51 CHARACTERISTICS

	Mil.(6)	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle) ⁽⁶⁾	23	- 22	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = C32 or E32) ⁽⁶⁾	35	41	MHz
Minimum Clock LOW Time	13	- 11	ns
Minimum Clock HIGH Time	13	11	ns
Minimum Clock Period ⁽⁶⁾	36	31	ns

2524 tbl 16

MAXIMUM COMBINATIONAL PROPAGATION DELAYS(1) CL = 50pF

		To Output															
From Input		Y	•	S = L) 3, P		(MSS F15	S = H)	VR	Cı	1 + 16	F	= 0		AMo AM15		Q0 Q15	
	Mil.	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mii.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Unit
A, B Address	41	37	39	35	41	37	41	37	37	34	41	37	40	36	-	-	ns
D	32	29	29	26	29	26	31	28	27	25	32	29	28	26	1	-	ns
Cn	28	25	-	-	26	24	25	23	20	18	29	26	23	21	1	_	ns
10, 1, 2	35	32	30	27	35	32	34	31	29	26	35	32	30	27	1	-	ns
13, 4, 5	35	32	28	26	34	31	34	31	27	25	35	32	28	26	-	_	ns
16, 7, 8, 9	25	23	-	_	_	-	-	-	-	-	1	-	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27	1	-	-	-	-	-	-	-	-	-	_	-	-	-	ns
Clock /	34	31	31	28	33	30	34	31	30	27	34	31	34	31	25	23	ns

2524 tbl 17

14

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

T-49-17-51

	CP:		<u></u>					- - : : :	
		p Time e H → L		I Time H → L		p Time L → H		I Time L → H	
Input	MII.	Com'l.	Mil.	Com'l.	MII.	Com'l.	MII.	Com'i.	Unit
A, B Source Address	11	10	2 (3)	1 (3)	25	21	2 .	1	ns
B Destination Address	11	10	Do not change ⁽²⁾				2	1	ns
D	_ (1)	- -	_	T -	12/22 (5)	10/20 (5)	2	1	ns
Cn	-	-	_	-	17	15	0	0	ns
lo, 1, 2	_	-	٠ -		28	25	0	0	ns
l3, 4, 5	_	-	_	_	28	25	0	0	ns
16, 7, 8, 9	11	10		Do not o	hange (2)		0	0	ns
RAM0,15, Q0,15	_	-	-	_	12	11	0	0 .	ns
OTES:						•			2524 to

- A dash indicates a propagation delay or set up time constraint does not exist.
 Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
 Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then 5. Course accresses must be state prior to the H → L transition to allow time to access the source data before the ratches close. The A address may then be changed. The B address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
 4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.
 5. First value is direct path (DATAIN → RAM/Q Register).
 6. Guerantood by design and transition tested.

6. Guaranteed by design, not production tested.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS IDT49C402B LOW POWER VERSION

(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402B over the -55°C to $+125^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$ temperature ranges. Vcc is specified at $5V \pm 10\%$ for military temperature range and $5V \pm 5\%$ for commercial temperature range. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK T-49-17-51 CHARACTERISTICS

	MII.(6)	Com'l.	Unit
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle) ⁽⁶⁾	22	19	ns
Maximum Clock Frequency to shift Q (50% duty cycle, i = C32 or E32) ⁽⁶⁾	52	- 60	MHz
Minimum Clock LOW Time	11	9	ns
Minimum Clock HIGH Time	11	9	ns
Minimum Clock Period ⁽⁶⁾	24	20	ns

2524 tol 19

MAXIMUM COMBINATIONAL PROPAGATION DELAYS(1) CL = 50pF

		To Output															
From Input		Υ	٠,	S = L) 5, P		(MSS	S = H)	VR	Cı	1 + 16	F	= 0		AMo AM15		Q0 Q15	
	MII.	Com'l.	Mil.	Com'l.	MII.	Com'l.	MIJ.	Com'i.	MII.	Com'l.	MII.	Com'l.	MII.	Com'l.	Mil.	Com'l.	Unit
A, B Address	33	28	31	26	31	28	31	28	28	26	31	28	32	29	_	_	ns
D	26	23	23	21	23	21	25	22	22	20	26	23	24	23	-	-	ns
Cn	22	20	_	_	20	18	19	17	15	14	22	20	18	17	_	-	ns
lo, 1, 2	28	. 26	24	22	28	26	27	25	23	21	28	26	26	24	-	-	ns
13, 4, 5	28	26	22	21	27	25	27	25	22	20	28	26	25	23	1		ns
16, 7, 8, 9	20	18	-	-	-	-	_	-	_	-	-	-	16	14	16	14	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	24	22	-	-	-	-	-	-	_	-	-	-	-	-	-	-	ns
Clock ✓	27	25	25	22	26	24	27	25		_	27	25	27	25		_	ns

2524 tol 20

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

T-49-17-51

	CP:							-	
		p Time e H → L		i Time H → L		Time L → H		I Time L → H	
Input	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Unit
A, B Source Address	10	9	2(3)	1(3)	20	18	2	1	ns
B Destination Address	10	9		Do not o	hange ⁽²⁾		2	1	ns
D	_ (1)	-	_		12/22 ⁽⁵⁾	10/20 ⁽⁵⁾	2	1	ns
Cn			-	-	16	14	0	0	ns
10, 1, 2	_	-	_	T -	26	24	0	0	ns
13, 4, 5	_		_	T -	26	24	0	0	ns
6, 7, 8, 9	10	9		Do not o	change ⁽²⁾		0	0	ns
RAM0,15, Q0,15	_	-	-	T -	12	10	0	0	ns

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.

- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.

 Source addresses must be stable prior to the H -> L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination: i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- The set-up time prior to the clock L \rightarrow H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L \rightarrow H transition, regardless of when the H \rightarrow L transition occurs. First value is direct path (DATAIN \rightarrow RAM/Q Register). Second value is indirect path (DATAIN \rightarrow ALU \rightarrow RAM/Q Register).

Guaranteed by design, not production tested.

IDT49C402B

MAX. OUTPUT ENABLE/DISABLE TIMES

(CL = 5pF, measured to 0.5V change of VOUT in nanoseconds) Tested at CL = 50pF, correlated to 5pF

ĺ			Ena	ble	Disa	able
	Input	Output	Mil.	Com'l.	Mil.	Com'l.
	ŌĒ	Υ	18	16	15	13

2524 tol 22

IDT49C402A

MAX. OUTPUT ENABLE/DISABLE TIMES

(CL = 5pF, measured to 0.5V change of VOUT in nanoseconds) Tested at CL = 50pF, correlated to 5pF

		Ena	ble	Disa	able
Input	Output	Mil.	Çom'l.	Mil.	Com'l.
ŌĒ	· Y	22	20	20	18

2524 thi 23

IDT49C402

MAX. OUTPUT ENABLE/DISABLE TIMES

(CL = 5pF, measured to 0.5V change of VouT in nanoseconds) Tested at CL = 50pF, correlated to 5pF

		- Ena	able	Dis	able
Input	Output	Mil.	Com'l.	Mil.	Com'l.
ŌĒ	Υ	25	23	25	23

2524 tbl 24

AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load
--

CRITICAL SPEED PATH ANALYSIS

Critical speed paths are for the IDT49C402B versus the equivalent bipolar circuit implementation using four 2901Cs and one 2902A is shown below.

The IDT49C402B operates faster than the theoretically achievable values of the discrete bipolar implementation. Actual speed values for the discrete bipolar circuit will increase due to on-chip/off-chip circuit board delays.

TIMING COMPARISION: IDT49C402B vs 2901C w/2902A

16-Bit	Data Path (Com'l.)		Data Path (Mil.)		
μ P System	AB ADDR → F = 0	AB ADDR → RAMo, 15	AB ADDR → F = 0	AB ADDR → RAMo, 15	Unit
Four 2901Cs + 2902A	≥71	≥71	≥ 83.5	≥ 83.5	ns
IDT49C402B	28	23	31	25	ns
Speed Savings	43	48	52	55	ns
					2524 to

TIMING COMPARISION: IDT49C402A vs 2901C w/2902A

16–Bit μP System	Data Path (Com'l.)		Data Path (Mil.)		
	AB ADDR → F = 0	AB ADDR → RAMo, 15	AB ADDR \rightarrow F = 0	AB ADDR → RAMo, 15	Unit
Four 2901Cs + 2902A	. ≥71	≥71	≥ 83.5	≥ 83.5	ns
IDT49C402A	37	36	41	25	ns
Speed Savings	34	35	42.5	43.5	ns

2524 tbl 27

TIMING COMPARISION: IDT49C402 vs 2901C w/2902A

16–Bit μP System	Data Path (Com'l.)		Data Path (MII.)		
	AB ADDR → F = 0	AB ADDR → RAMo, 15	AB ADDR → F = 0	AB ADDR → RAMo, 15	Unit
Four 2901Cs + 2902A	≥71	≥71	≥ 83.5	≥ 83.5	ns
IDT49C402A	47	40	52	44	ns
Speed Savings	24	31	31.5	39.5	ns

T-49-17-51 **TEST CIRCUIT LOAD** + 7.0V Vcc 500Ω Vолт Pulse D.U.T Generator 50pF CL 500Ω

DEFINITIONS:

Ct = Load capacitance: includes jig and probe capacitance
Rt = Termination resistance: should be equal to Zout of the Pulse Generator

Figure 1. Switching Test Circuit (All Outputs)

INPUT/OUTPUT INTERFACE CIRCUIT




Figure 2. Input Structure (All Inputs)




Figure 3. Outputs Structure (All Outputs Except F = 0)




Figure 4. Outputs Structure (F = 0)

ORDERING INFORMATION

T-49-17-51

