



Integrated Device Technology, Inc

# HIGH-SPEED CMOS OCTAL INVERTING BUFFER TRANSCEIVER




IDT54AHCT640

**FEATURES:**

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns data to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Inverting buffer transceiver
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B

**DESCRIPTION:**

The IDT54AHCT640 are 8-bit inverting buffer transceivers built using advanced CEMOS™, a dual metal CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction control (T/R) input. The enable input ( $\bar{OE}$ ) can be used to disable the device so the buses are effectively isolated.

**PIN CONFIGURATIONS**DIP/CERPACK  
TOP VIEWLCC  
TOP VIEW**FUNCTIONAL BLOCK DIAGRAM**

10

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY TEMPERATURE RANGE**

© 1987 Integrated Device Technology, Inc.

DECEMBER 1987

DSC-4057/-

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
$T_A$	Operating Temperature	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-65 to +135	°C
$T_{STG}$	Storage Temperature	-65 to +150	°C
$P_T$	Power Dissipation	0.5	W
$I_{OUT}$	DC Output Current	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	6	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	8	12	pF

**NOTE:**

1. This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

$$T_A = -55^\circ\text{C} \text{ to } +125^\circ\text{C}$$

$$V_{CC} = 5.0\text{V} + 10\%$$

$$V_{LC} = 0.2\text{V}$$

$$V_{HC} = V_{CC} - 0.2\text{V}$$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
$I_{IH}$	Input HIGH Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	μA
$I_{IL}$	Input LOW Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	μA
$I_{IH}$	Input HIGH Current (I/O Pins)	$V_{CC} = \text{Max.}, V_I = V_{CC}$	—	—	15	μA
$I_{IL}$	Input LOW Current (I/O Pins)	$V_{CC} = \text{Max.}, V_I = \text{GND}$	—	—	-15	μA
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -150\mu\text{A}$	$V_{HC}$	$V_{CC}$	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	2.4	4.3	—	V
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND	
			$I_{OL} = 14\text{mA}$	—	$V_{LC}$	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

 $V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V$ 

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCQ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC}$ $f_i = 0$		—	0.001	1.5	mA
$I_{CCT}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
$I_{CDC}$	Dynamic Power Supply Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\bar{OE} = \text{GND}$ $T/R = \text{GND or } V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
$I_{CC}$	Total Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 1.0\text{MHz}$ 50% Duty Cycle $\bar{OE} = \text{GND}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.15	1.8	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	0.4	2.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 250\text{kHz}$ 50% Duty Cycle $\bar{OE} = \text{GND}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}^{(6)}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.3	2.0	
			$V_{IN} = 3.4V$ or <sup>(6)</sup> $V_{IN} = \text{GND}$	—	2.3	10.0	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient and maximum loading.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

4.  $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$

$$I_{CC} = I_{CCQ} + I_{CCT} D_H N_T + I_{CDC} (f_{CP}/2 + f_i N_i)$$

$I_{CCQ}$  = Quiescent Current

$I_{CCT}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of TTL inputs at  $D_H$

$I_{CDC}$  = Dynamic Current caused by an input Transition pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_i$  = Input Frequency

$N_i$  = Number of inputs at  $f_i$

All currents are in millamps and all frequencies are in megahertz.

5. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

6. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

10

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

## TRUTH TABLE

INPUTS		OPERATION
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION <sup>(1)</sup>	TYP.	MIN. <sup>(2)</sup>	MAX.	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation Delay A to B B to A	$C_L = 50\text{pF}$ $R_L = 500\Omega$	10.0	1.5	14.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time		15.0	1.5	27.0	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time		12.0	1.5	20.0	ns

## NOTES:

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

## ORDERING INFORMATION

