



Integrated Device Technology, Inc.

FAST CMOS UP/DOWN BINARY COUNTERS

IDT54/74FCT193T/AT


FEATURES:

- Std. and A speed grades
- Low input and output leakage $\leq 1\mu\text{A}$ (max.)
- CMOS power levels
- True TTL input and output compatibility
 - $V_{OH} = 3.3\text{V}$ (typ.)
 - $V_{OL} = 0.3\text{V}$ (typ.)
- High drive outputs (-15mA IOH, 48mA IOL)
- Meets or exceeds JEDEC standard 18 specifications
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- Available in DIP, SOIC, CERPACK and LCC packages

DESCRIPTION:

The IDT54/74FCT193T and IDT54/74FCT193AT are up/down modulo-16 binary counters built using an advanced dual metal CMOS technology. Separate count-up and count-down clocks are used and, in either counting mode, the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate terminal count-up and terminal count-down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

FUNCTIONAL BLOCK DIAGRAM



2628 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.



6.18

D8C-4218/3

1

■ 4825771 0015648 897 ■

PIN CONFIGURATIONS



DEFINITION OF FUNCTIONAL TERMS

Pin Names	Description
CPu	Count Up Clock Input (Active Rising Edge)
CPd	Count Down Clock Input (Active Rising Edge)
MR	Asynchronous Master Reset (Active HIGH)
PL	Asynchronous Parallel Load Input (Active LOW)
P _n	Parallel Data Inputs
Q _n	Flip-flop Outputs
TCD	Terminal Count Down (Borrow) Output (Active LOW)
TCu	Terminal Count Up (Carry) Output (Active LOW)

2628 tbl 01

FUNCTION TABLE⁽¹⁾

MR	PL	CPu	CPd	Mode
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	↑	H	Count Up
L	H	H	↑	Count Down

NOTE:
 1. H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 ↑ = LOW-to-HIGH Clock Transition.

2628 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

- NOTES:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
 - Input and Vcc terminals only.
 - Outputs and I/O terminals only.

2628 lmk 03

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
COUT	Output Capacitance	VOUT = 0V	8	12	pF

- NOTE:**
 1. This parameter is measured at characterization but not tested.

2628 lmk 04

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	COM'L. ⁽⁵⁾	2.0	—	—	V
			MIL.	2.7	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current ⁽⁴⁾	$V_{CC} = \text{Max.}$	$V_I = 2.7\text{V}$	—	—	± 1	μA
I_{IL}	Input LOW Current ⁽⁴⁾		$V_I = 0.5\text{V}$	—	—	± 1	μA
I_{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁴⁾	$V_{CC} = \text{Max.}$	$V_O = 2.7\text{V}$	—	—	± 1	μA
I_{OZL}			$V_O = 0.5\text{V}$	—	—	± 1	μA
I_I	Input HIGH Current ⁽⁴⁾	$V_{CC} = \text{Max.}, V_I = V_{CC} (\text{Max.})$		—	—	± 1	μA
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$		-60	-120	-225	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6\text{mA MIL.}$	2.4	3.3	—	V
			$I_{OH} = -8\text{mA COM'L.}$				
			$I_{OH} = -12\text{mA MIL.}$	2.0	3.0	—	V
			$I_{OH} = -15\text{mA COM'L.}$				
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 32\text{mA MIL.}$	—	0.3	0.5	V
			$I_{OL} = 48\text{mA COM'L.}$				
V_H	Input Hysteresis	—		—	200	—	mV
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND or } V_{CC}$		—	0.01	1	mA

NOTES:

2628 Ink 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^{\circ}\text{C}$ ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^{\circ}\text{C}$.
- Clock pin requires a minimum V_{IH} of 2.5V.

6

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
I_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$	—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$, Outputs Open Preset Mode $\overline{P\overline{L}} = \overline{CE} = \overline{U/D} = CP = GND$ One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.15	0.25 mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$, Outputs Open Preset Mode $\overline{P\overline{L}} = \overline{CE} = \overline{U/D} = CP = GND$ One Bit Toggling at $f_i = 10\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	1.5	3.5 mA
		$V_{CC} = \text{Max.}$, Outputs Open Preset Mode $\overline{P\overline{L}} = \overline{CE} = \overline{U/D} = CP = GND$ Four Bits Toggling at $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.8	4.5
			$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	3.0	6.0 ⁽⁵⁾
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	4.0	10.0 ⁽⁵⁾

NOTES:

2628 1b1 08

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} DH_{NT} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 DH = Duty Cycle for TTL Inputs High
 NT = Number of TTL Inputs at DH
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT193T				FCT193AT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH tPHL	Propagation Delay CPU or CPD to TC _U or TC _D	CL = 50pF RL = 500Ω	2.0	10.0	2.0	10.5	2.0	6.5	2.0	6.9	ns
tPLH tPHL	Propagation Delay CPU or CPD to Q _n		2.0	13.5	2.0	14.0	2.0	8.8	2.0	9.1	ns
tPLH tPHL	Propagation Delay P _n to Q _n		2.0	15.5	2.0	16.5	2.0	10.1	2.0	10.8	ns
tPLH tPHL	Propagation Delay PL to Q _n		2.0	14.0	2.0	13.5	2.0	8.8	2.0	9.1	ns
tPHL	Propagation Delay MR to Q _n		3.0	15.5	3.0	16.0	3.0	10.1	3.0	10.4	ns
tPLH	Propagation Delay MR to TC _U		3.0	14.5	3.0	15.0	3.0	9.4	3.0	9.8	ns
tPHL	Propagation Delay MR to TC _D		3.0	15.5	3.0	16.0	3.0	10.1	3.0	10.4	ns
tPLH tPHL	Propagation Delay PL to TC _U or TC _D		3.0	16.5	3.0	18.5	3.0	10.8	3.0	12.0	ns
tPLH tPHL	Propagation Delay P _n to TC _U or TC _D		3.0	15.5	3.0	16.5	3.0	10.1	3.0	10.8	ns
tsu	Set-up Time, HIGH or LOW P _n to PL		5.0	—	6.0	—	4.0	—	5.0	—	ns
th	Hold Time, HIGH or LOW P _n to PL		2.0	—	2.0	—	1.5	—	1.5	—	ns
tw	PL Pulse Width LOW		6.0	—	7.5	—	5.0	—	6.5	—	ns
tw	CPU or CPD Pulse Width HIGH or LOW		5.0	—	7.0	—	4.0 ⁽³⁾	—	6.0	—	ns
tw	CPU or CPD Pulse Width LOW (Change of Direction)		10.0	—	12.0	—	8.0	—	10.0	—	ns
tw	MR Pulse Width HIGH		6.0	—	6.0	—	5.0	—	5.0	—	ns
tREM	Recovery Time PL to CPU or CPD		6.0	—	8.0	—	5.0	—	7.0	—	ns
tREM	Recovery Time MR to CPU or CPD		4.0	—	4.5	—	3.0	—	3.5	—	ns

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.


2628 tbl 09

TIMING WAVEFORMS

Typical clear, load and count sequences

Illustrated below is the following sequence:

- Clear outputs to zero.
- Load (preset) to binary thirteen.
- Count up to fourteen, fifteen, carry zero, one and two.
- Count down to one, zero, borrow, fifteen, fourteen and thirteen.




NOTES:

1. MR overrides load, data, and count inputs.
2. When counting up, CPD input must be HIGH; when counting down, CPU input must be HIGH.

2628 drw 04

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2628 drw 05

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance; includes jig and probe capacitance.

RT = Termination resistance; should be equal to ZOUT of the Pulse Generator.


2628 lmk 09

SET-UP, HOLD AND RELEASE TIMES




2628 drw 06

PULSE WIDTH




2628 drw 07

PROPAGATION DELAY



2628 drw 08

ENABLE AND DISABLE TIMES




2628 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_n \leq 2.5\text{ns}$

ORDERING INFORMATION



2628 drw 10